System-level power/performance analysis for embedded systems design

This paper presents a formal technique for system-level power/performance analysis that can help the designer to select the right platform starting from a set of target applications. By platform we mean a family of heterogeneous architectures that satisfy a set of architectural constraints imposed to allow re-use of hardware and software components. More precisely, we introduce the Stochastic Automata Networks (SANs) as an effective formalism for average-case analysis that can be used early in the design cycle to identify the best power/performance figure among several application-architecture combinations. This information not only helps avoid lengthy profiling simulations, but also enables efficiency mappings of the applications onto the chosen platform. We illustrate the features of our technique through the design of an MPEG-2 video decoder application.

[1]  Wayne Wolf,et al.  Hardware-software co-design of embedded systems , 1994, Proc. IEEE.

[2]  Ed F. Deprettere,et al.  A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems , 2001, J. VLSI Signal Process..

[3]  Rajesh K. Gupta,et al.  Rate analysis for embedded systems , 1998, TODE.

[4]  Luca Benini,et al.  Cycle-accurate simulation of energy consumption in embedded systems , 1999, DAC '99.

[5]  Wayne H. Wolf,et al.  Performance estimation for real-time distributed embedded systems , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[6]  J. Buck,et al.  Heterogeneous modeling and simulation of embedded systems in El Greco , 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518).

[7]  Brigitte Plateau,et al.  Stochastic Automata Network For Modeling Parallel Systems , 1991, IEEE Trans. Software Eng..

[8]  Radu Marculescu,et al.  Probabilistic application modeling for system-level performance analysis , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[9]  Sharad Malik,et al.  Static timing analysis of embedded software , 1997, DAC.

[10]  Asawaree Kalavade,et al.  A tool for performance estimation of networked embedded end-systems , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[11]  David Harel,et al.  Statecharts: A Visual Formalism for Complex Systems , 1987, Sci. Comput. Program..

[12]  Brigitte Plateau.  On the stochastic structure of parallelism and synchronization models for distributed algorithms , 1985, SIGMETRICS 1985.

[13]  Luciano Lavagno,et al.  Hardware-software co-design of embedded systems: the POLIS approach , 1997 .

[14]  Edwin Hsing-Mean Sha,et al.  A probabilistic performance metric for real-time system design , 1999, Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES'99) (IEEE Cat. No.99TH8450).

[15]  Kiyoung Choi,et al.  Schedulability-driven performance analysis of multiple mode embedded real-time systems , 2000, DAC.

[16]  Jean-Michel Fourneau,et al.  A Methodology for Solving Markov Models of Parallel Systems , 1991, J. Parallel Distributed Comput..

[17]  William J. Stewart,et al.  Introduction to the numerical solution of Markov Chains , 1994 .

[18]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[19]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[20]  Stephen A. Edwards,et al.  Design of embedded systems: formal models, validation, and synthesis , 1997, Proc. IEEE.

[21]  Luciano Lavagno,et al.  Formal Models for Embedded System Design , 2000, IEEE Des. Test Comput..