论文信息 - Bang-bang phase detector model revisited

Bang-bang phase detector model revisited

The operation of bang-bang phase detectors (BBPDs) in clock and data recovery circuits (CDRs) is typically modeled in terms of the phase difference between their inputs; however, this approach is not sufficient to describe their dynamic behavior completely. This paper introduces a more comprehensive model of the operation of BBPDs that takes into account phase as well as frequency differences between their inputs. Numerical simulations of the operation of a CDR have been carried out to evaluate the validity of the model.

Carlos Sánchez-Azqueta | Cecilia Gimeno | Concepción Aldea | Santiago Celma | Cristina Azcona

[1] M.Y. He,et al. A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ backplane transceiver , 2006, IEEE Journal of Solid-State Circuits.

[2] B. Razavi,et al. Analysis and modeling of bang-bang clock and data recovery circuits , 2004, IEEE Journal of Solid-State Circuits.

[3] R. Walker. Designing Bang-Bang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , .

[4] Fei Yuan,et al. A new hybrid phase detector for reduced lock time and timing jitter of phase-locked loops , 2008 .

[5] J.D.H. Alexander. Clock recovery from random binary signals , 1975 .

[6] Behzad Razavi. Designing BangBang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , 2003 .