All digital wideband polar transmitter

A novel architecture of all-digital polar transmitters is presented, which replaces high dynamic range analog circuits with high speed digital circuits and thus offers lower cost and higher performance compared to those of conventional analog transmitters. The proposed transmitter is mainly composed of an all digital PLL for phase modulation, and 1bit low pass ΣΔ modulator for amplitude modulation and Digital Power Amplifier arrays. The design is modeled and analyzed in MATLAB and realized based on TSMC 65nm CMOS process.

[1]  Jose Moreira,et al.  A fully digital multimode polar transmitter employing 17b RF DAC in 3G mode , 2011, 2011 IEEE International Solid-State Circuits Conference.

[2]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[3]  A. Jerng,et al.  A Wideband ΔΣ Digital-RF Modulator for High Data Rate Transmitters , 2007, IEEE Journal of Solid-State Circuits.

[4]  Meng-Chang Lee,et al.  All-digital PLL and GSM/EDGE transmitter in 90nm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[5]  Aarno Pärssinen,et al.  A Multimode Transmitter in 0.13 $\mu\hbox{m}$ CMOS Using Direct-Digital RF Modulator , 2007, IEEE Journal of Solid-State Circuits.

[6]  Robert B. Staszewski,et al.  Digital RF Processing Techniques for Device Mismatch Tolerant Transmitters in Nanometer-Scale CMOS , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[7]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.