SCARe: An SRAM-Based Countermeasure Against IC Recycling

With the rapid growth of the electronics market, counterfeiting of integrated circuits (ICs), in particular IC recycling, has become a serious issue in recent years. Recycled ICs are those harvested from old systems and resold in the supply chain as new. Such ICs exhibit lower performance and shorter lifetime and, as a result, pose threats to the security and reliability of electronic systems. In this paper, we propose a recycled IC detection framework called static random-access memory (SRAM)-based countermeasure against IC recycling (SCARe) to detect the aging of SRAM cells. Our framework can be applied to both standalone SRAM chips and system on chips with embedded SRAM. For each SRAM under detection, statistical analysis is conducted to differentiate the recycled and new ICs. To mimic the practical aging scenario, 16 commodity SRAM chips from three different manufacturers and different technology nodes (e.g., 90, 110, and 130 nm) are stressed under high-temperature and supply-voltage conditions for different periods of time. The experimental results from new and aged SRAM chips, which represents recycled ICs, demonstrate that our proposed technology can achieve extremely high-detection success rate (no lower than 96.5%). The minimal in-field usage, which can be detected by SCARe, is 7 h.

[1]  Ingrid Verbauwhede,et al.  Experimental evaluation of Physically Unclonable Functions in 65 nm CMOS , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[2]  Georges G. E. Gielen,et al.  Transistor aging-induced degradation of analog circuits: Impact analysis and design guidelines , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[3]  Mark Mohammad Tehranipoor,et al.  Bit selection algorithm suitable for high-volume production of SRAM-PUF , 2014, 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[4]  Swaroop Ghosh,et al.  Novel self-calibrating recycling sensor using Schmitt-Trigger and voltage boosting for fine-grained detection , 2015, Sixteenth International Symposium on Quality Electronic Design.

[5]  Mehrdad Nourani,et al.  Performance entitlement by exploiting transistor's BTI recovery , 2013, International Symposium on Quality Electronic Design (ISQED).

[6]  Franco Stellari,et al.  Counterfeit IC detection using light emission , 2014, 2014 International Test Conference.

[7]  Mark Mohammad Tehranipoor,et al.  Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Yu Zheng,et al.  CACI: Dynamic current analysis towards robust recycled chip identification , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[9]  Mark Mohammad Tehranipoor,et al.  Design of On-Chip Lightweight Sensors for Effective Detection of Recycled ICs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Ujjwal Guin,et al.  Counterfeit Integrated Circuits , 2015 .

[11]  Mark Mohammad Tehranipoor,et al.  Identification of recovered ICs using fingerprints from a light-weight on-chip sensor , 2012, DAC Design Automation Conference 2012.

[12]  Marcin Wójcik,et al.  Evaluation of a PUF Device Authentication Scheme on a Discrete 0.13um SRAM , 2011, INTRUST.

[13]  Yu Liu,et al.  Recycled IC Detection Based on Statistical Methods , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  S. Ramey,et al.  BTI recovery in 22nm tri-gate technology , 2014, 2014 IEEE International Reliability Physics Symposium.

[15]  Mark Mohammad Tehranipoor,et al.  Counterfeit Integrated Circuits: Detection, Avoidance, and the Challenges Ahead , 2014, J. Electron. Test..

[16]  Said Hamdioui,et al.  Modeling SRAM start-up behavior for Physical Unclonable Functions , 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[17]  Weidong Liu,et al.  An accurate MOSFET aging model for 28 nm integrated circuit simulation , 2012, Microelectron. Reliab..

[18]  Mark Mohammad Tehranipoor,et al.  Secure Split-Test for preventing IC piracy by untrusted foundry and assembly , 2013, 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS).

[19]  F. Shoucair.  Design Consideration in High Temperature Analog CMOS Integrated Circuits , 1986 .

[20]  Hamid Reza Naji,et al.  Adaptive Technique for Overcoming Performance Degradation Due to Aging on 6T SRAM Cells , 2014, IEEE Transactions on Device and Materials Reliability.

[21]  Michael S. Hsiao,et al.  A novel statistical and circuit-based technique for counterfeit detection in existing ICs , 2013, ACM Great Lakes Symposium on VLSI.

[22]  Amir Rahmati,et al.  Reliable Physical Unclonable Functions Using Data Retention Voltage of SRAM Cells , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Daniel E. Holcomb,et al.  Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers , 2009, IEEE Transactions on Computers.