Investigation of Performance Improvement and Gate-to-junction Leakage Reduction for the 90nm CMOS Gate Stack Architecture