A single-phase two frequency clocking scheme for race-free glitch-free outputs of synchronous digital systems