Thermomechanical reliability of through-silicon vias in 3D interconnects

This paper investigates two key aspects of thermomechanical reliability of through-silicon vias (TSV) in 3D interconnects. One is the piezoresistivity effect induced by the near surface stresses on the charge mobility for p- and n- channel MOSFET devices. The other problem concerns the interfacial delamination induced by thermal stresses including the pop-up mechanism of TSV with a ‘nail head’. We first analyze the three-dimensional distribution of the thermal stresses near the TSV and the wafer surface. The stress characteristics are inherently 3D in nature with the near-surface stress distributions distinctly different from the 2D solution. The energy release rate for interfacial delamination of TSV is evaluated under both cooling and heating conditions, using an analytical solution for a steady-state crack growth as an upper bound and numerical solutions by finite element analysis (FEA) for more detailed calculations. Based on these results, we examine the piezoresistivity effect induced by the near surface stresses on the charge mobility for p-and n- channel MOSFET devices, including the study of the effect of TSV scaling on the keep-out zone for MOSFET devices. This is followed by analyzing the energy release rate for interfacial delamiantion for a fully filled TSV and the potential mechanisms for TSV pop-up due to interfacial fracture.

[1]  Y. Kanda,et al.  A graphical representation of the piezoresistance coefficients in silicon , 1982, IEEE Transactions on Electron Devices.

[2]  Kin Leong Pey,et al.  A study of thermo-mechanical stress and its impact on through-silicon vias , 2008 .

[3]  S. Thompson,et al.  Strain Effect in Semiconductors , 2010 .

[4]  S. Thompson,et al.  Strain Effect in Semiconductors: Theory and Device Applications , 2009 .

[5]  R. Tummala,et al.  Failure mechanisms and optimum design for electroplated copper Through-Silicon Vias (TSV) , 2009, 2009 59th Electronic Components and Technology Conference.

[6]  Suk-kyu Ryu,et al.  Thermo-mechanical reliability of 3-D ICs containing through silicon vias , 2009, 2009 59th Electronic Components and Technology Conference.

[7]  V. Moroz,et al.  Performanace and reliability analysis of 3D-integration structures employing Through Silicon Via (TSV) , 2009, 2009 IEEE International Reliability Physics Symposium.

[8]  Suk-kyu Ryu,et al.  Thermal Stresses Analysis of 3‐D Interconnect , 2009 .

[9]  S. Thompson,et al.  Uniaxial-process-induced strained-Si: extending the CMOS roadmap , 2006, IEEE Transactions on Electron Devices.

[10]  Muhannad S. Bakir,et al.  Integrated Interconnect Technologies for 3D Nanoelectronic Systems , 2008 .

[11]  A. Love.  The Stress Produced in a Semi-Infinite Solid by Pressure on Part of the Boundary , 1929 .

[12]  Zhigang Suo,et al.  Matrix cracking in intermetallic composites caused by thermal expansion mismatch , 1991 .

[13]  K. Vaidyanathan,et al.  Nonlinear thermal stress/strain analyses of copper filled TSV (through silicon via) and their flip-chip microbumps , 2008, 2008 58th Electronic Components and Technology Conference.

[14]  W. P. Mason,et al.  Use of Piezoresistive Materials in the Measurement of Displacement, Force, and Torque , 1957 .