Verification of Threshold Voltage Variation of Scaled Transistors with Ultralarge-Scale Device Matrix Array Test Element Group
暂无分享,去创建一个
[1] Akio Nishida,et al. Consideration of Random Dopant Fluctuation Models for Accurate Prediction of Threshold Voltage Variation of Metal-Oxide-Semiconductor Field-Effect Transistors in 45 nm Technology and Beyond , 2009 .
[2] Toshiro Hiramoto,et al. Re-Examination of Impact of Intrinsic Dopant Fluctuations on Static RAM (SRAM) Static Noise Margin , 2005 .
[3] Akio Nishida,et al. Random Threshold Voltage Variability Induced by Gate-Edge Fluctuations in Nanoscale Metal–Oxide–Semiconductor Field-Effect Transistors , 2009 .
[4] S. Ohkawa,et al. Analysis and characterization of device variations in an LSI chip using an integrated device matrix array , 2004 .
[5] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .