50Gb/s 3.3V logic ICs in InP-HBT technology

50Gb/s 3.3V InP-HBT logic ICs with 6ps rise time and 1200mVpp output swing include: D-flip-flop, double-edge triggered flip-flop, dividers, a frequency doubler, XOR/OR gates, and a 1:2 fanout buffer. The DFF has 3ps/sub pp/ deterministic and <190fs/sub rms/ random jitter, >270deg phase margin, and 12mV/sub pp/ sensitivity at 40Gb/s and 10/sup -12/ BER. The ICs dissipate 480-840mW in 1mm/sup 2/.

[1]  Russell P. Kraft,et al.  A very wide bandwidth digital VCO using quadrature frequency multiplication and division implemented in AlGaAs/GaAs HBT's , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Y. Greshishchev,et al.  A 60 dB gain 55 dB dynamic range 10 Gb/s broadband SiGe HBT limiting amplifier , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[3]  Y. Akasaka,et al.  DWDM 40G transmission over trans-pacific distance (10 000 km) using CSRZ-DPSK, enhanced FEC, and all-Raman-amplified 100-km UltraWave fiber spans , 2004, Journal of Lightwave Technology.

[4]  K. Murata,et al.  InP HEMT IC technology for 40 Gbit/s and beyond , 2003, 25th Annual Technical Digest 2003. IEEE Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 2003..

[5]  C. Nguyen,et al.  Manufacturable Commercial 4-inch InP HBT Device Technology , 2002 .