FPGA-based rapid prototyping platform for MIMO-BICM design space exploration

FPGA-based rapid-prototyping becomes more and more important for the design space exploration of wireless systems. FPGA-based platforms allow faster system exploration with a high degree of flexibility. In this paper, we present a rapid-prototyping platform for double-iterative MIMO-BICM systems which belong to the most complex communication systems of current and future (4G, 5G) standards. Unified streaming interfaces simplify the connection of system components and the replacement of individual components without influencing the rest of the system. Hardware verification is often a very time-consuming task. Therefore, the platform offers special testing features. To the best of our knowledge, this is the first hardware implementation of a double-iterative MIMO-BICM system including channel preprocessing, MIMO detection and channel decoding.

[1]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[2]  Norbert Wehn,et al.  Validation of channel decoding ASIPs a case study , 2011, 2011 22nd IEEE International Symposium on Rapid System Prototyping.

[3]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[4]  John Dielissen,et al.  Non-fractional parallelism in LDPC Decoder implementations , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[6]  K. Kammeyer,et al.  Efficient algorithm for decoding layered space-time codes , 2001 .

[7]  Kevin J. Nowka,et al.  Characterization and design for variability and reliability , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[8]  Gerd Ascheid,et al.  A 772Mbit/s 8.81bit/nJ 90nm CMOS soft-input soft-output sphere decoder , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[9]  Subhasish Mitra,et al.  ERSA: Error Resilient System Architecture for probabilistic applications , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[10]  Zhan Guo,et al.  Algorithm and implementation of the K-best sphere decoding for MIMO detection , 2006, IEEE Journal on Selected Areas in Communications.

[11]  Gabriel L. Nazar,et al.  Implementation comparisons of the QR decomposition for MIMO detection , 2010, SBCCI '10.

[12]  Jason Cong,et al.  High-Level Synthesis for FPGAs: From Prototyping to Deployment , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Norbert Wehn,et al.  A rapid prototyping system for error-resilient multi-processor systems-on-chip , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[14]  Stephan ten Brink,et al.  Achieving near-capacity on a multiple-antenna channel , 2003, IEEE Trans. Commun..

[15]  Frank Kienle,et al.  A System View on Iterative MIMO Detection: Dynamic Sphere Detection versus Fixed Effort List Detection , 2012, VLSI Design.

[16]  Norbert Wehn,et al.  Design Space of Flexible Multigigabit LDPC Decoders , 2012, VLSI Design.