Software radio system design based on FPGA

Currently software defined radio (SDR) is implemented by using DSP only or by using DSP plus FPGA chip. For DSP processing speed of the bottleneck problem, a complete FPGA IF software radio implementation is proposed in this paper. Traditional solutions use only FPGA for digital up and down conversion, modulation and demodulation; design proposed in this paper based on the FPGA chip, a CPU processor for SDR is designed. By using this processor, the full realization of all digital signal processing algorithms on software radio is implemented by FGPA only. Because of the full use of FPGA to implement software radio, so that the system power consumption is smaller, to solve the needs of software radio for defined power. In this paper, based on the FPGA chip CPU design method, the proposed greatly reduces the difficulty of FPGA development; the use of C language and assembly language to develop digital signal processing on FPGA platform, greatly reducing system development time.

[1]  Hyunseok Lee,et al.  SODA: A Low-power Architecture For Software Radio , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[2]  Scott A. Mahlke,et al.  Analyzing the Next Generation Software Defined Radio for Future Architectures , 2011, J. Signal Process. Syst..

[3]  Rocío del Río,et al.  High-Efficiency Cascade $\Sigma\Delta$ Modulators for the Next Generation Software-Defined-Radio Mobile Systems , 2012, IEEE Transactions on Instrumentation and Measurement.

[4]  Jacques Palicot,et al.  Software radio: a catalyst for wireless innovation , 2015, IEEE Communications Magazine.

[5]  Michael Jonas,et al.  Reconfigurable software defined radio development platform: faculty poster abstract , 2016 .

[6]  Yichuang Sun,et al.  Guest Editorial for the Special Issue on Software-Defined Radio Transceivers and Circuits for 5G Wireless Communications , 2016, IEEE Trans. Circuits Syst. II Express Briefs.

[7]  David Akopian,et al.  A Development and Testing Instrumentation for GPS Software Defined Radio With Fast FPGA Prototyping Support , 2014, IEEE Transactions on Instrumentation and Measurement.

[8]  Pavel Fiala,et al.  Efficient VHDL implementation of symbol synchronization for software radio based on FPGA , 2014, 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[9]  Chinpiao Chen,et al.  Chiral 8-substituted 10,10-dimethyl-5-pyridin-2-yl-6-aza-tricyclo[7.1.1.02,7]undeca-2(7),3,5-trien-8-ols as enantioselective catalysts in the addition of diethylzinc to substituted benzaldehydes , 2006 .