A multibitrate burst-mode CDR circuit with bit-rate discrimination function from 52 to 1244 Mb/s
暂无分享,去创建一个
[1] M. Banu,et al. Clock recovery circuits with instantaneous locking , 1992 .
[2] Wonchan Kim,et al. An auto-ranging 50-210 Mb/s clock recovery circuit with a time-to-digital converter , 1999 .
[3] N.K. Cheung,et al. Bit-rate detection circuit for rapidly reconfigurable rate-transparent optical networks , 1999, IEEE Photonics Technology Letters.
[4] Masashi Hashimoto,et al. Multi-bit rate passive double star system using time-unit packet , 2001 .
[5] J.C. Scheytt,et al. A 0.155, 0.622, and 2.488 Gb/s automatic bit rate selecting clock and data recovery IC for bit rate transparent SDH-systems , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[6] Shoukei Kobayashi,et al. A burst-mode packet receiver with bit-rate-discriminating circuit for multi-bit-rate transmission system , 1999, 1999 IEEE LEOS Annual Meeting Conference Proceedings. LEOS'99. 12th Annual Meeting. IEEE Lasers and Electro-Optics Society 1999 Annual Meeting (Cat. No.99CH37009).
[7] T. J. Gabara,et al. 150/30 Mb/s CMOS non-oversampled clock and data recovery circuits with instantaneous locking and jitter rejection , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.