Package and chip design optimization for mid-frequency power distribution decoupling
暂无分享,去创建一个
[1] R. Frech,et al. Simulations of frequency dependencies of delta-I noise , 2001, IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565).
[2] S. A. Chickamenahalli,et al. Enhancing power distribution system through 3D integrated models, optimized designs, and switching VRM model , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).
[3] Andreas Huber,et al. Organic Chip Packaging Technology For High Speed Processor Applications , 2002, Proceedings: 6th IEEE Workshop on Signal Propagation on Interconnects.
[4] Gang Ji,et al. Design and performance evaluation of Pentium/sup R/ III microprocessor packaging , 2001, IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565).
[5] M. Tsuk,et al. Modeling and measurement of the Alpha 21364 package , 2001, IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565).
[6] S. H. Gunther. Architectural approaches to reducing power related system costs , 2001, IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565).
[7] Wiren D. Becker,et al. Mid-frequency delta-I noise analysis of complex computer system boards with multiprocessor modules and verification by measurements , 2001 .
[8] George A. Katopis,et al. Modeling, simulation, and measurement of mid-frequency simultaneous switching noise in computer systems , 1998 .
[9] B. Beker,et al. Modeling of power distribution systems for high-performance microprocessors , 1999 .
[10] M. T. Zhang,et al. Powering Intel(R) Pentium(R) 4 generation processors , 2001, IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565).