IDDT Testing: An Efficient Method for Detecting Delay Faults and Open Defects *
暂无分享,去创建一个
[1] Peter Janssen,et al. Defect detection with transient current testing and its potential for deep sub-micron CMOS ICs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[2] Irith Pomeranz,et al. Compact test generation for bridging faults under I/sub DDQ/ testing , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[3] Bapiraju Vinnakota,et al. Statistical threshold formulation for dynamic Idd test , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Shyang-Tai Su,et al. Testing of static random access memories by monitoring dynamic power supply current , 1992, J. Electron. Test..
[5] James F. Plusquellic,et al. Defect detection using power supply transient signal analysis , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[6] Sreejit Chakravarty,et al. Simulation and generation of IDDQ tests for bridging faults in combinational circuits , 1993, VTS.
[7] Zhongcheng Li,et al. IDDT Testing versus IDDQ Testing , 1998, J. Electron. Test..
[8] Shyang-Tai Su,et al. Transient power supply current testing of digital CMOS circuits , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[9] Charles F. Hawkins,et al. IDDQ testing: A review , 1992, J. Electron. Test..
[10] Bapiraju Vinnakota,et al. An analysis of the delay defect detection capability of the ECR test method , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[11] James F. Plusquellic,et al. Predicting device performance from pass/fail transient signal analysis data , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[12] Bapiraju Vinnakota,et al. Statistical threshold formulation for dynamic I/sub dd/ test , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).