Configurable high-performance video platform using multiple RISC clusters connected with separated data and control networks

A multi-core platform for high-performance video applications is proposed that contains multiple RISC clusters. Each cluster, which contains up to four cores and exploits thread-level parallelism, is allocated for a function block and connected to other clusters through two communication networks: one for control transfer and the other for data transfer. As an example, several mapping results of the H.264/AVC high profile 720p decoder to the proposed platform are presented. According to the experimental results, we found that this platform is suitable for implementing a multi-standard video codec.

[1]  H.-J. Stolberg,et al.  HiBRID-SoC: a multi-core SoC architecture for multimedia signal processing , 2003, 2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682).

[2]  David C. Wyland Media processors using a new microsystem architecture designed for the Internet era , 1999, Electronic Imaging.

[3]  Marilyn Wolf,et al.  Multiprocessor system-on-chip technology , 2009, IEEE Signal Processing Magazine.

[4]  Peter Pirsch,et al.  HiBRID-SoC: A Multi-Core SoC Architecture for Multimedia Signal Processing , 2005, J. VLSI Signal Process..

[5]  Ahmed Amine Jerraya,et al.  Multiprocessor System-on-Chip (MPSoC) Technology , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Om Prakash Gangwal,et al.  A Heterogeneous Multiprocessor Architecture for Flexible Media Processing , 2002, IEEE Des. Test Comput..

[7]  Soo-Ik Chae,et al.  A hardware operating system kernel for multi-processor systems , 2008, IEICE Electron. Express.

[8]  Norbert Wehn,et al.  Communication centric architectures for turbo-decoding on embedded multiprocessors , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[9]  Santanu Dutta,et al.  Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems , 2001, IEEE Des. Test Comput..

[10]  Om Prakash Gangwal,et al.  Eclipse: heterogeneous multiprocessor architecture for flexible media processing , 2002, Proceedings 16th International Parallel and Distributed Processing Symposium.