A CMOS high-speed front-end for cluster counting techniques in ionization detectors

The counting of the consecutive ionization clusters in a drift chamber is a very promising technique for particle identification purposes. Although this technique features a number of advantages, the bottleneck for its implementation is represented by the difficulties in realizing a low cost, high-speed electronic interface. In fact, typical time separation between each ionization act in a helium-based gas mixture is from a few ns to a few tens of ns. Thus the read-out interface has to be able to process such a high-speed signals. It will be demonstrated that a read-out channel composed of a fast, large bandwidth preamplifier and of a large conversion rate Analog-to-Digital converter fullfil all the requirements for cluster counting. The recent scaled CMOS integrated circuit technologies allows to realize such a low-cost high-speed front-end, opening the possibility of realizing efficient cluster-counter-based detectors. In this paper, a CMOS 0.13 mum integrated readout circuit, including a fast preamplifier (with a -3B bandwidth of 500 MHz) and lGS/s-6bit ADC is designed for the central tracker of a future collider (ILC, super-B). The performance and the design issues associated to this architecture are discussed.

[1]  R.C. Taft,et al.  A 1.8-V 1.6-GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency , 2004, IEEE Journal of Solid-State Circuits.

[2]  P.M. Figueiredo,et al.  A 90nm CMOS 1.2v 6b 1GS/s two-step subranging ADC , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  G. Cataldi,et al.  Cluster counting in helium based gas mixtures , 1997 .

[4]  A. Baschirotto,et al.  1.2-V Low-Power Multi-Mode DAC+Filter Blocks for Reconfigurable (WLAN/UMTS, WLAN/Bluetooth) Transmitters , 2006, IEEE Journal of Solid-State Circuits.

[5]  Jingbo Wang,et al.  A 1GS/s 11b Time-Interleaved ADC in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[6]  Ying-Hsi Lin,et al.  An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  G. Aielli,et al.  RPC FRONT-END ELECTRONICS FOR THE ATLAS LVL1 TRIGGER DETECTOR , 1998 .

[8]  Yukihiro Fujimoto,et al.  A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .

[9]  P.G.A. Jespers,et al.  A 1.5 Ms/s 8-Bit Pipelined RSD A/D Converter , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[10]  O. Hidri,et al.  A 1.8V 1.6GS/s 8b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  Wooi Gan Yeoh,et al.  A 90nm CMOS Variable-Gain Amplifier and RSSI Design for Wide-band Wireless Network Application , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[12]  M.F. Chang,et al.  A 10-bit, 500 MS/s analog-to-digital converter , 1999, 1999 IEEE MTT-S International Microwave Symposium Digest (Cat. No.99CH36282).

[13]  Yorgos Palaskas,et al.  A 4GS/S 4b flash ADC in 0.16μm CMOS , 2006 .

[14]  Geert Van der Plas,et al.  A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.