Novel High Speed and Low Power Single and Double Edge-Triggered Flip-Flops

In this paper, a novel low power flip-flop circuit which is faster than the previous one is proposed. This circuit is applied in two cases, single edge triggered, and double edge triggered. One which works at single edge is called high speed modified hybrid latch flip-flop (HSMHLFF), and another one which works at double edge is called high speed double edge triggered modified hybrid latch flip-flop (HSDMHLFF). In this proposed design, path between clock and output becomes shorter than the pervious one. This leads to lower delay and power dissipation. HSMHLFF and HSDMHLFF are simulated using HSPICE in 180nm bulk CMOS technology. Compared to the earliest work, the new circuits show better speed and power consumption

[1]  T. Higashi,et al.  Flip-flop selection technique for power-delay trade-off [video codec] , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[2]  Sung-Mo Kang,et al.  A low-swing clock double-edge triggered flip-flop , 2001, VLSIC 2001.

[3]  N. Nedovic,et al.  Hybrid latch flip-flop with improved power efficiency , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).

[4]  Ali Afzali-Kusha,et al.  Low-power single- and double-edge-triggered flip-flops for high-speed applications , 2005 .

[5]  F. Weber,et al.  Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.