Power semiconductor device modeling with Model Architect

A new modeling environment for the creation, testing and validation of HDL-based models is presented. The environment is designed to support the generation of multiple hardware description languages including MAST, VHDL-AMS and Verilog-AMS. The software architecture and feature set of the environment is described. The main use model is illustrated through an IGBT model creation example.