论文信息 - Defect-tolerant cache memory design

Defect-tolerant cache memory design

The design of a defect-tolerant control circuit for a set-associative cache memory is presented. The circuit maintains the stack ordering necessary for implementing the LRU replacement algorithm. A discussion of programming techniques for bypassing defective blocks is included.<<ETX>>

James F. Frenzel | Dan Lamet

[1] Gurindar S. Sohi. Cache Memory Organization to Enhance the Yield of High-Performance VLSI Processors , 1989, IEEE Trans. Computers.

[2] P. W. Cook,et al. Connections and disconnections on integrated circuits using nanosecond laser pulses , 1975 .

[3] W.R. Moore,et al. A review of fault-tolerant techniques for the enhancement of integrated circuit yield , 1986, Proceedings of the IEEE.

[4] J. F. Frenzel. Performance of defect-tolerant set-associative cache memories , 1991 .

[5] Mariagiovanna Sami,et al. Fault Tolerance Through Reconfiguration in VLSI and WSI Arrays , 1989 .