A programmable gain/loss circuit
暂无分享,去创建一个
A general-purpose gain/loss circuit is described. Its function is controlled by an 8-b digital word. It provides up to 256 0.1-dB steps in gain or loss. The circuit has two modes of incremental gain/loss steps (two sets of gain/loss values for bits in the control word). A ninth bit selects between gain and loss. The IC has three digital interfaces: serial, parallel clocked input, and parallel fixed input. The chip is fabricated in a 3-/spl mu/m CMOS n-well process. It requires a /spl plusmn/5-V power supply, and for maximum gain of 25.5 dB, the 0.1-dB large-signal bandwidth is 260 kHz.
[1] G.L. Baldwin,et al. An MOS digitally controlled analog attenuator for voiceband signals , 1979, IEEE Journal of Solid-State Circuits.
[2] G. Temes,et al. Analog MOS Integrated Circuits for Signal Processing , 1986 .
[3] P. Gray,et al. High-frequency CMOS switched-capacitor filters for communications application , 1983 .
[4] P. Gray,et al. High frequency CMOS switched capacitor filters for communication applications , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.