Copper interconnect technology-new paradigms for BEOL manufacturing

The advent of copper as a commercial interconnect process means radical changes in back-end-of-line (BEOL) manufacturing. We examine the future of BEOL manufacturing guided by the 1997 National Technology Roadmap for Semiconductors. Changing to copper and future BEOL yield trends are emphasized.

[1]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[2]  X. Tian,et al.  Advanced wiring RC delay issues for sub-0.25-micron generation CMOS , 1998, Proceedings of the IEEE 1998 International Interconnect Technology Conference (Cat. No.98EX102).

[3]  Andrzej J. Strojwas,et al.  In-line yield prediction methodologies using patterned wafer inspection information , 1998 .

[4]  William E. Donath,et al.  Placement and average interconnection lengths of computer logic , 1979 .

[5]  R. Mangaser,et al.  BEOL yield predictions for SIA roadmap , 1997, 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop ASMC 97 Proceedings.

[6]  P. Roper,et al.  Full copper wiring in a sub-0.25 /spl mu/m CMOS ULSI technology , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[7]  G. A. Sai-Halasz,et al.  Performance trends in high-end processors , 1995, Proc. IEEE.