The case for Globally Irregular Locally Regular Algorithm Architecture Adequation

In modern embedded systems, parallelism is a good way to reduce power consumption while respecting the real-time constraints. To achieve this, one needs to efficiently exploit the potential parallelism of the application and of the architecture. We propose in this paper a hybrid optimization method to improve the handling of repetitions in both the algorithm and the architecture. The approach is called Globally Irregular Locally Regular and consists in combining irregular heuristics and regular ones to take advantage of the strong points of both.

[1]  Yves Robert,et al.  Scheduling and Automatic Parallelization , 2000, Birkhäuser Boston.

[2]  Y. Sorel,et al.  Massively parallel computing systems with real time constraints: the "Algorithm Architecture Adequation" methodology , 1994, Proceedings of the First International Conference on Massively Parallel Computing Systems (MPCS) The Challenges of General-Purpose and Special-Purpose Computing.

[3]  Radu Marculescu,et al.  Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[4]  Niraj K. Jha,et al.  Low power system scheduling and synthesis , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[5]  Pierre Boulet,et al.  Loop Parallelization Algorithms: From Parallelism Extraction to Code Generation , 1998, Parallel Comput..

[6]  T. Grandpierre,et al.  Modelisation d'architectures paralleles heterogenes pour la generation automatique d'executifs distribues temps reel optimises , 2000 .

[7]  Wayne H. Wolf,et al.  The future of multiprocessor systems-on-chips , 2004, Proceedings. 41st Design Automation Conference, 2004..

[8]  S.S. Bhattacharyya,et al.  A hierarchical multiprocessor scheduling system for DSP applications , 1995, Conference Record of The Twenty-Ninth Asilomar Conference on Signals, Systems and Computers.

[9]  Yves Robert,et al.  Scheduling Strategies for Mixed Data and Task Parallelism on Heterogeneous Clusters , 2003, Parallel Process. Lett..

[10]  Jan M. Rabaey,et al.  Hierarchical scheduling of DSP programs onto multiprocessors for maximum throughput , 1992, [1992] Proceedings of the International Conference on Application Specific Array Processors.

[11]  Tilman Wolf,et al.  Locality-aware predictive scheduling of network processors , 2001, 2001 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS..