A Novel Vertical Field Plate Lateral Device With Ultralow Specific On-Resistance

A novel vertical field plate (VFP) lateral device with ultralow specific on-resistance (RON,sp) is proposed in this paper. The VFP surrounded by oxide is inserted in the bulk of the drift region. Compared to the surface local depletion of the conventional lateral field plate (LFP), the depletion layer of the VFP expands to the bulk of the drift region, which enhances the bulk electric field. Therefore, ultralow RON,sp is realized in the VFP device due to high drift-region doping (Nd) and short cell pitch. An analytical FP model is developed to describe the behavior of the VFP, in which the breakdown voltage (BV) and Nd are found to be proportional to the FP factor k. Then the uniform-doped VFP laterally diffused MOSs and the step-doped VFP laterally diffused MOS are proposed. The optimized device exhibits a BV of 945 V and a RON,sp of 34 mΩ·cm2 which are superior to those of similar devices and the silicon limit.

[1]  G. Charitat,et al.  High-voltage planar devices using field plate and semi-resistive layers , 1991 .

[2]  T. Yamada,et al.  Over 1000 V n-ch LDMOSFET and p-ch LIGBT with JI RESURF structure and multiple floating field plate , 1995, Proceedings of International Symposium on Power Semiconductor Devices and IC's: ISPSD '95.

[3]  Oh-Kyong Kwon,et al.  High performance extended drain MOSFETs (EDMOSFETs) with metal field plate , 1999, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312).

[4]  C. Bassin,et al.  High-voltage devices for 0.5-μm standard CMOS technology , 2000, IEEE Electron Device Letters.

[5]  Sang-Koo Chung.  An analytical model for breakdown voltage of surface implanted SOI RESURF LDMOS , 2000 .

[6]  M. Darwish,et al.  A new 800 V lateral MOSFET with dual conduction paths , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[7]  Akio Kitamura,et al.  A 700 V lateral power MOSFET with narrow gap double metal field plates realizing low on-resistance and long-term stability of performance , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[8]  A Review of SiO2 Etching Studies in Inductively Coupled Fluorocarbon Plasmas , 2001 .

[9]  Y. Watanabe,et al.  A high density, low on-resistance 700V class trench offset drain LDMOSFET (TOD-LDMOS) , 2003, IEEE International Electron Devices Meeting 2003.

[10]  Anthony Barker,et al.  Developments in Si and SiO2 etching for MEMS-based optical applications , 2004, SPIE MOEMS-MEMS.

[11]  Bo Zhang,et al.  A new 2D analytical model of double RESURF in SOI high voltage devices , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[12]  C.K. Jeon,et al.  700V Lateral DMOS with New Source Fingertip Design , 2008, 2008 20th International Symposium on Power Semiconductor Devices and IC's.

[13]  Florin Udrea,et al.  On the static performance of the RESURF LDMOSFETS for power ICs , 2009, 2009 21st International Symposium on Power Semiconductor Devices & IC's.

[14]  A. Gnudi,et al.  Numerical investigation of the total SOA of trench field-plate LDMOS devices , 2010, 2010 International Conference on Simulation of Semiconductor Processes and Devices.

[15]  B. Zhang,et al.  300-V High-Side Thin-Layer-SOI Field pLDMOS With Multiple Field Plates Based on Field Implant Technology , 2012, IEEE Electron Device Letters.

[16]  Sunglyong Kim,et al.  Novel lateral 700V DMOS for integration: Ultra-low 85 mΩ ·cm2 on-resistance, 750V LFCC , 2012, 2012 24th International Symposium on Power Semiconductor Devices and ICs.

[17]  Bo Zhang,et al.  Low on-Resistance SOI Dual-Trench-Gate MOSFET , 2012, IEEE Transactions on Electron Devices.

[18]  L. Frey,et al.  Significant On-Resistance Reduction of LDMOS Devices by Intermitted Trench Gates Integration , 2012, IEEE Transactions on Electron Devices.

[19]  B. Zhang,et al.  Ultra-low specific on-resistance SOI high voltage trench LDMOS with dielectric field enhancement based on ENBULF concept , 2013, 2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[20]  Kun Mao,et al.  A 0.35 μm 700 V BCD technology with self-isolated and non-isolated ultra-low specific on-resistance DB-nLDMOS , 2013, 2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD).