Fast hierarchical process variability analysis and parametric test development for analog/RF circuits

The test development efforts for analog/RF circuits in computer systems today are disproportionately high due to the lack of widely accepted automation methods. The evaluation of a particular test input and measurement set-up requires the determination of the probabilistic detection of all faults in the circuit. This evaluation step is the most time consuming step during analog test development. Based on the observation that test evaluation requires injecting many parametric deviations into the circuit and analyzing the masking effect of process variations, we develop a hierarchical process variability analysis technique for analog/RF circuits that is specifically geared towards information re-use. We also present a heuristic test selection methodology that aims at providing the same coverage level as the full specification measurements while reducing the test time as well as reliance on hard-to-measure parameters. Experimental results on a differential amplifier circuit confirm the high accuracy of our variance analysis technique and show a 57% reduction in the number of tests after the application of the test selection algorithm.

[1]  L. S. Milor,et al.  A tutorial introduction to research on analog and mixed-signal circuit testing , 1998 .

[2]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[3]  Bozena Kaminska,et al.  Analog circuit testing based on sensitivity computation and new circuit modeling , 1993, Proceedings of IEEE International Test Conference - (ITC).

[4]  Seongwon Kim,et al.  Hierarchical ATPG for Analog Circuits and Systems , 2001, IEEE Des. Test Comput..

[5]  B. Kaminska,et al.  Testing analog circuits by sensitivity computation , 1992, [1992] Proceedings The European Conference on Design Automation.

[6]  Hung-Jen Lin,et al.  Optimal testing of VLSI analog circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Fang Liu,et al.  Hierarchical variance analysis for analog circuits based on graph modelling and correlation loop tracing , 2005, Design, Automation and Test in Europe.

[8]  Peter Y. K. Cheung,et al.  Hierarchical tolerance analysis using statistical behavioral models , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  R. Voorakaranam,et al.  Hierarchical specification-driven analog fault modeling for efficient fault simulation and diagnosis , 1997, Proceedings International Test Conference 1997.

[10]  Jacob A. Abraham,et al.  Hierarchical fault modeling for analog and mixed-signal circuits , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[11]  Abhijit Chatterjee,et al.  Specification-driven test generation for analog circuits , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Bozena Kaminska,et al.  Analog circuit fault diagnosis based on sensitivity computation and functional testing , 1992, IEEE Design & Test of Computers.

[13]  Mani Soma,et al.  An experimental approach to analog fault models , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[14]  Kwang-Ting Cheng,et al.  Specification back-propagation and its application to DC fault simulation for analog/mixed-signal circuits , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[15]  M. Bilodeau,et al.  Theory of multivariate statistics , 1999 .

[16]  Abhijit Chatterjee,et al.  Fault-based automatic test generator for linear analog circuits , 1993, ICCAD.

[17]  Alberto L. Sangiovanni-Vincentelli,et al.  Minimizing production test time to detect faults in analog circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  M. W. Tian,et al.  Worst case tolerance analysis of linear analog circuits using sensitivity bands , 2000 .

[19]  M. Soma,et al.  Automatic analog test signal generation using multifrequency analysis , 1999 .

[20]  M. Soma,et al.  Challenges in analog and mixed-signal fault models , 1996 .