GS/s AD conversion for broadband multi-stream reception
暂无分享,去创建一个
[1] Yukihiro Fujimoto,et al. A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .
[2] W. Black,et al. Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] Hae-Seung Lee,et al. A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipelined ADC , 2009, IEEE Journal of Solid-State Circuits.
[4] A. V. Balakrishnan,et al. On the problem of time jitter in sampling , 1962, IRE Trans. Inf. Theory.
[5] Maarten Vertregt,et al. A 1.2-V 250-mW 14-b 100-MS/s Digitally Calibrated Pipeline ADC in 90-nm CMOS , 2009, IEEE Journal of Solid-State Circuits.
[6] Bram Nauta,et al. A 1.35 GS/s, 10 b, 175 mW Time-Interleaved AD Converter in 0.13 µm CMOS , 2008, IEEE Journal of Solid-State Circuits.
[7] Ying-Hsi Lin,et al. A 7b 1.1GS/s Reconfigurable Time-Interleaved ADC in 90nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.
[8] Chun-Ying Chen,et al. A 12-Bit 3 GS/s Pipeline ADC With 0.4 mm$^{2}$ and 500 mW in 40 nm Digital CMOS , 2012, IEEE Journal of Solid-State Circuits.
[9] Gin-Kou Ma,et al. A 600MS/s 30mW 0.13µm CMOS ADC array achieving over 60dB SFDR with adaptive digital equalization , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[10] Christian Vogel,et al. The impact of combined channel mismatch effects in time-interleaved ADCs , 2005, IEEE Transactions on Instrumentation and Measurement.
[11] S. Ramprasad,et al. A 10.3GS/s 6bit (5.1 ENOB at Nyquist) time-interleaved/pipelined ADC using open-loop amplifiers and digital calibration in 90nm CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.
[12] Marinette Besson,et al. A 40GS/s 6b ADC in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[13] Tai-Cheng Lee,et al. A 10-bit 100-MS/s 4.5-mW Pipelined ADC With a Time-Sharing Technique , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[14] L. Richard Carley,et al. A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[15] Jianhong Xiao,et al. An embedded 65 nm CMOS baseband IQ 48 MHz-1 GHz dual tuner for DOCSIS 3.0 , 2009, IEEE Communications Magazine.
[16] F. Kuttner. A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13/spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[17] Chung-Ming Huang,et al. A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[18] Haruo Kobayashi,et al. Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .
[19] Charles K. Sestok,et al. A 12b 1GS/s SiGe BiCMOS two-way time-interleaved pipeline ADC , 2011, 2011 IEEE International Solid-State Circuits Conference.
[20] Yuriy Greshishchev,et al. A 24GS/s 6b ADC in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[21] Wenbo Liu,et al. A 12b 22.5/45MS/s 3.0mW 0.059mm2 CMOS SAR ADC achieving over 90dB SFDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[22] Claudio Nani,et al. A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.
[23] Fredrik Gustafsson,et al. Analysis of mismatch effects in a randomly interleaved A/D converter system , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[24] Chun-Ying Chen,et al. A 12b 3GS/s pipeline ADC with 500mW and 0.4 mm2 in 40nm digital CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.
[25] David A. Johns,et al. A 50MS/s 9.9mW pipelined ADC with 58dB SNDR in 0.18µm CMOS using capacitive charge-pumps , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[26] J. Kornblum,et al. A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter , 2006, IEEE Journal of Solid-State Circuits.
[27] K Kostas Doris. High-speed D/A converters : from analysis and synthesis concepts to IC implementation , 2004 .
[28] Jan Craninckx,et al. A 2.6mW 6b 2.2GS/s 4-times interleaved fully dynamic pipelined ADC in 40nm digital CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[29] Jan Mulder,et al. An 800 MS/s Dual-Residue Pipeline ADC in 40 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.
[30] Eric A. M. Klumperink,et al. A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s , 2010, IEEE Journal of Solid-State Circuits.