2.6 Gb/s over a four-drop bus using an adaptive 12-tap DFE

For PC DRAM buses, the number of slots per channel has decreased as data rates have increased. This limits the maximum memory capacity per channel. Signal equalization can be used to increase bit-rates for channels with a large number of slots and offer a cost effective method to solve the memory capacity problem. This paper presents a blind adaptive decision feedback equalizer (DFE) that enables high data-rates with a large number of slots per channel. Measurements at 2.6 Gb/s over a four-drop bus are presented.

[1]  C. Svensson,et al.  Blind Adaptive Mixed-Signal DFE for Gb/s, Multi-Drop, Buses , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[2]  Tobias G. Noll.  Carry-save architectures for high-speed digital signal processing , 1991, J. VLSI Signal Process..

[3]  Jae-Yoon Sim,et al.  A 3.2Gb/s 8b Single-Ended Integrating DFE RX for 2-Drop DRAM Interface with Internal Reference Voltage and Digital Calibration , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Jared Zerbe,et al.  A 7.5Gb/s 10-Tap DFE Receiver with First Tap Partial Response, Spectrally Gated Adaptation, and 2nd-Order Data-Filtered CDR , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  John G. Proakis,et al.  Digital Communications , 1983 .

[6]  Shen-Iuan Liu,et al.  A 40Gb/s CMOS Serial-Link Receiver with Adaptive Equalization and CDR , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  Christer Svensson,et al.  Mixed-signal DFE for multi-drop, gb/s, memory buses - a feasibility study , 2004, IEEE International SOC Conference, 2004. Proceedings..

[8]  Jon Haas,et al.  Fully-Buffered DIMM Technology Moves Enterprise Platforms to the Next Level , 2005 .

[9]  Hong-June Park,et al.  A 3Gb/s 8b single-ended transceiver for 4-drop DRAM interface with digital calibration of equalization skew and offset coefficients , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..