Novel Concept of the Three-Dimensional Vertical FG nand Flash Memory Using the Separated-Sidewall Control Gate

Recently, we proposed a novel 3-D vertical floating gate (FG)-type nand Flash memory cell array using the separated-sidewall control gate (CG) (S-SCG). This novel cell consists of one cylindrical FG with line-type CG and S-SCG structures. For simplifying the process flow, we realized the common S-SCG lines by using the prestacked polysilicon layer, through which variable medium voltages are applied not only to control the electrically inverted S/D region but also to assist the program and erase operations. In this paper, we successfully demonstrate the normal Flash cell operation and show its superior performances in comparison with the recent 3-D FG nand cells by using the cylindrical device simulation. It is shown that the proposed cell can realize the highest CG coupling ratio, low-voltage cell operations of program with 15 V at Vth = 4V and erase with 14 V at Vth = -3V , good retention-mode electric field, and sufficient read-mode on-current margin. Moreover, the proposed S-SCG cell array can fully suppress both the interference effects and the disturbance problems at the same time by removing the direct coupling effects in the same cell string, which are the most critical problems of the recent 3-D vertical stacked cell structures. Above all, the proposed cell array has good potential for terabit 3-D vertical nand Flash cell array with highly reliable multilevel cell operation.

[1]  Shinsugita-cho Isogo-ku,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007 .

[2]  Y. Fukuzumi,et al.  Disturbless flash memory due to high boost efficiency on BiCS structure and optimal memory film stack for ultra high density storage device , 2008, 2008 IEEE International Electron Devices Meeting.

[3]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[4]  Y. Iwata,et al.  Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices , 2006, 2009 Symposium on VLSI Technology.

[5]  Tetsuo Endoh,et al.  Disturb-free 3D vertical FG NAND with Separated-Sidewall Control Gate , 2011 .

[6]  K. Hsieh,et al.  A highly scalable 8-layer 3D vertical-gate (VG) TFT NAND Flash using junction-free buried channel BE-SONOS device , 2010, 2010 Symposium on VLSI Technology.

[7]  T. Endoh,et al.  Novel ultra high density flash memory with a stacked-surrounding gate transistor (S-SGT) structured cell , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[8]  Y. Iwata,et al.  Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[9]  G. Ghibaudo,et al.  Degradation of floating-gate memory reliability by few electron phenomena , 2006, IEEE Transactions on Electron Devices.

[10]  Tetsuo Endoh,et al.  A Novel 3-D Vertical FG NAND Flash Memory Cell Arrays Using the Separated Sidewall Control Gate (S-SCG) for Highly Reliable MLC Operation , 2011, 2011 3rd IEEE International Memory Workshop (IMW).

[11]  Tetsuo Endoh,et al.  New design method of the 3-Dimensional vertical stacked FG type NAND cell arrays without the interference effect , 2011, Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications.

[12]  S. Aritome,et al.  Novel 3-dimensional Dual Control-gate with Surrounding Floating-gate (DC-SF) NAND flash cell for 1Tb file storage application , 2010, 2010 International Electron Devices Meeting.

[13]  Kuo-Pin Chang,et al.  Study of fast initial charge loss and it's impact on the programmed states Vt distribution of charge-trapping NAND Flash , 2010, 2010 International Electron Devices Meeting.

[14]  Tetsuo Endoh,et al.  The 3-dimensional vertical FG NAND flash memory cell arrays with the novel electrical S/D technique using the Extended Sidewall Control Gate (ESCG) , 2010, 2010 IEEE International Memory Workshop.

[15]  Kinam Kim,et al.  Effects of Lateral Charge Spreading on the Reliability of TANOS (TaN/AlO/SiN/Oxide/Si) NAND Flash Memory , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.