Chapter is devoted to optimization of logic circuits of EMB-based FSMs. First of all, the design methods based on the replacement of logical conditions are discussed for both Moore and Mealy FSMs. Next, the proposed optimization methods are presented. These methods are based on splitting the set of logical conditions. This approach allows decreasing the number of LUTs in the circuit of the block of replacement of logical conditions. In the case of Moore FSM, the optimization methods are based on optimal state assignment, as well as the transformation of state codes into codes of the classes of PES. All discussed methods are illustrated by examples. The chapter is written together with PhD Malgorzata Kolopienczyk (University of Zielona Gora, Poland).
[1]
Tadeusz Łuba,et al.
Multi-level logic synthesis based on decomposition
,
1994
.
[2]
Alexander Barkalov,et al.
Evolution of Programmable Logic
,
2009
.
[3]
A. A. Barkalov.
Principles of logic optimization for a moore microprogrammed automaton
,
1998
.
[4]
Mariusz Rawski,et al.
An application of functional decomposition in ROM-based FSM implementation in FPGA devices
,
2005,
J. Syst. Archit..
[5]
Alexander Barkalov,et al.
Logic Synthesis for FSM-Based Control Units
,
2009,
Lecture Notes in Electrical Engineering.