Complexity dichotomy on partial grid recognition
暂无分享,去创建一个
[1] Katsuyuki Sakuma,et al. 3D chip stacking with C4 technology , 2008, IBM J. Res. Dev..
[2] Katsuyuki Sakuma,et al. 3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections , 2008, IBM J. Res. Dev..
[3] Zevi Miller,et al. Expansion of layouts of complete binary trees into grids , 2003, Discret. Appl. Math..
[4] Angelo Gregori,et al. Unit-Length Embedding of Binary Trees on a Square Grid , 1989, Inf. Process. Lett..
[5] Jeffrey D Ullma. Computational Aspects of VLSI , 1984 .
[6] C. N. Campos,et al. The total chromatic number of some bipartite graphs , 2005, Ars Comb..
[7] Katsuyuki Sakuma,et al. Simplified 20‐µm pitch vertical interconnection process for 3D chip stacking , 2009 .
[8] Stavros S. Cosmadakis,et al. The Complexity of Minimizing Wire Lengths in VLSI Layouts , 1987, Inf. Process. Lett..
[9] Peter Eades,et al. The Logic Engine and the Realization Problem for Nearest Neighbor Graphs , 1996, Theor. Comput. Sci..