Reduced-error constant correction truncated multiplier
暂无分享,去创建一个
[1] P. Strevens. Iii , 1985 .
[2] N. Ranganathan,et al. An efficient and accurate logarithmic multiplier based on operand decomposition , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).
[3] Wei Han,et al. A Flexible Low Power DSP With a Programmable Truncated Multiplier , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Shen-Fu Hsiao,et al. Design and Application of Faithfully Rounded and Truncated Multipliers With Combined Deletion, Reduction, Truncation, and Rounding , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] E. J. King,et al. Data-dependent truncation scheme for parallel multipliers , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).
[6] Earl E. Swartzlander,et al. DCT Implementation with Distributed Arithmetic , 2001, IEEE Trans. Computers.
[7] Chip-Hong Chang,et al. A Low Error and High Performance Multiplexer-Based Truncated Multiplier , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Van-Phuc Hoang,et al. Efficient LUT-Based Truncated Multiplier and Its Application in RGB to YCbCr Color Space Conversion , 2012, IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences.