A Dither-Less All Digital PLL for Cellular Transmitters

An all-digital frequency synthesizer for cellular transmitter is presented. Low phase-noise is achieved both in-band and out-of-band exploiting a 2-dimensional Vernier time-to-digital converter and a dither-less digitally controlled oscillator. These building blocks heavily rely on digital calibration techniques to precisely and efficiently implement two-point modulation and spur cancellation in the presence of implementation impairments. The presented prototype shows an in-band phase noise of -108 dBc/Hz, an out-of-band phase noise of -160 dBc/Hz @20 MHz and in-band fractional spurs below -50 dBc. These results are obtained for an output carrier of 1.8 GHz, a reference clock of 26 MHz, with a power consumption of 41.6 mW.

[1]  Nenad Pavlovic,et al.  A 5.3GHz digital-to-time-converter-based fractional-N all-digital PLL , 2011, 2011 IEEE International Solid-State Circuits Conference.

[2]  Matthew Z. Straayer,et al.  A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, IEEE Journal of Solid-State Circuits.

[3]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[4]  Poras T. Balsara,et al.  All-digital frequency synthesizer in deep-submicron CMOS , 2006 .

[5]  I. Bashir,et al.  Tuning Word Retiming of a Digitally-Controlled Oscillator Using RF Built-In Self Test , 2006, 2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software.

[6]  Y. Liu,et al.  A 9 GHz dual-mode digitally controlled oscillator for GSM/UMTS transceivers in 65 nm CMOS , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[7]  Luca Fanori,et al.  Capacitive Degeneration in LC-Tank Oscillator for DCO Fine-Frequency Tuning , 2010, IEEE Journal of Solid-State Circuits.

[8]  T. Cho,et al.  A low spur fractional-N digital PLL for 802.11 a/b/g/n/ac with 0.19 psrms jitter , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[9]  R. Castello,et al.  A 3MHz Bandwidth Low Noise RF All Digital PLL with 12ps Resolution Time to Digital Converter , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[10]  P. Andreani,et al.  A high-resolution Vernier Gated-Ring-Oscillator TDC in 90-nm CMOS , 2010, NORCHIP 2010.

[11]  K. Nose,et al.  A 1ps-Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[12]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[13]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[14]  Enrico Temporiti,et al.  A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation , 2010, IEEE Journal of Solid-State Circuits.

[15]  M. Kokubo,et al.  A fast-frequency-switching PLL synthesizer LSI with a numerical phase comparator , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[16]  Tony Wong,et al.  A Distributed Oscillator Based All-Digital PLL With a 32-Phase Embedded Phase-to-Digital Converter , 2011, IEEE Journal of Solid-State Circuits.

[17]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[18]  J. Borremans,et al.  A 6fJ/step, 5.5ps time-to-digital converter for a digital PLL in 40nm digital LP CMOS , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[19]  A.A. Abidi,et al.  All-Digital Outphasing Modulator for a Software-Defined Transmitter , 2009, IEEE Journal of Solid-State Circuits.

[20]  Giovanni Marzin,et al.  A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power , 2011, 2011 IEEE International Solid-State Circuits Conference.

[21]  Antonio Liscidini,et al.  Two-Dimensions Vernier Time-to-Digital Converter , 2010, IEEE Journal of Solid-State Circuits.

[22]  R.B. Staszewski,et al.  A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[23]  Salvatore Levantino,et al.  Time-to-Digital Converter for Frequency Synthesis Based on a Digital Bang-Bang DLL , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  O. Degani,et al.  A 9.2–12GHz, 90nm digital fractional-N synthesizer with stochastic TDC calibration and −35/−41dBc integrated phase noise in the 5/2.5GHz bands , 2010, 2010 Symposium on VLSI Circuits.

[25]  K. Nose,et al.  A 1-ps Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling , 2006, IEEE Journal of Solid-State Circuits.

[26]  Jan W. M. Bergmans,et al.  Digital baseband transmission and recording , 1996 .

[27]  J. Ohlson,et al.  Exact Dynamics of Automatic Gain Control , 1974, IEEE Trans. Commun..

[28]  Matthew Z. Straayer,et al.  A Low-Noise, Wide-BW 3.6GHz Digital ΔΣ Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[29]  J. Christiansen,et al.  An Integrated High Resolution CMOS Timing Generator Based on an Array of Delay Locked Loops , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[30]  Salvatore Levantino,et al.  A Wideband 3.6 GHz Digital ΔΣ Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation , 2011, IEEE Journal of Solid-State Circuits.

[31]  R.B. Staszewski,et al.  A digitally controlled oscillator system for SAW-less transmitters in cellular handsets , 2006, IEEE Journal of Solid-State Circuits.

[32]  A.A. Abidi,et al.  A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution , 2009, IEEE Journal of Solid-State Circuits.