FPGA implementation of light rail transit fare card controller using VHDL

In this paper a new and better fare system is introduced. One part of the Light Rail Transit (LRT) system that needs to be upgraded is the fare card controller because smart card (similar to Touch & Go) will replace the existing paper ticket. Altera Quartus II Web Edition software tool is used to synthesis of HDL designs, which enables the developer to compile their designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer. According to the result in simulation and implementation in the FPGA (Field Programmable Gate Array), it can be said that the designed model is working as expected.

[1]  Frits W. Vaandrager,et al.  Control Synthesis for a Smart Card Personalization System Using Symbolic Model Checking , 2003, FORMATS.

[2]  George S. Taylor,et al.  Improving smart card security using self-timed circuits , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[3]  Dong-Sun Kim,et al.  On the design of an embedded biometric smart card reader , 2008, IEEE Transactions on Consumer Electronics.

[4]  Wolfgang Rankl,et al.  Smart Card Handbook , 1997 .

[5]  Alexandre Yakovlev,et al.  Improving the Security of Dual-Rail Circuits , 2004, CHES.

[6]  Sungho Kang,et al.  Efficient Path Delay Testing Using Scan Justification , 2003 .

[7]  Hanjin Cho,et al.  A Platform‐Based SoC Design of a 32‐Bit Smart Card , 2003 .

[8]  Christian Schwaiger,et al.  Smart card based security for fieldbus systems , 2003, EFTA 2003. 2003 IEEE Conference on Emerging Technologies and Factory Automation. Proceedings (Cat. No.03TH8696).