A video digital signal processor with a vector-pipeline architecture

A description is given of a 2-GOPS, 60-MIPS video digital signal processor ULSI with a vector-pipeline architecture for video CODEC systems, called the vector digital signal processor (VDSP). The VDSP uses 0.8- mu m CMOS technology and contains a discrete cosine transform (DCT) core as a special processing unit. The vector-pipeline (VP) architecture allows input vector data to be processed in various pipeline configurations. The VDSP performs motion vector detection, motion compensation, DCT/IDCT, loop filtering, quantization/inverse quantization, and variable length coding/decoding specified in CCIT H.261. The encoder and the decoder specified in the subset including the applications of CCIT H.261 (full-CIF mode at 15 frame/s or more, 64 kb/s) can be realized with only two VDSP chips, and only one VDSP chip, respectively, and thus have twice the performance of prior digital signal processors. >

[1]  Kunitoshi Aono,et al.  A 30 ns (600 MOPS) image processor with a reconfigurable pipeline architecture , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[2]  Bede Liu,et al.  A new hardware realization of digital filters , 1974 .

[3]  Kunitoshi Aono,et al.  The architecture of a vector digital signal processor for video coding , 1992, [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[4]  Toshihiro Minami,et al.  A 300-MOPS Video Signal Processor With A Parallel Architecture , 1991 .

[5]  H. Yamada,et al.  A 250MHz 16b 1-million Transistor BICMOS Super-high-speed Video Signal Processor , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.