Implementation of a 2×2 MIMO-OFDM receiver on an application specific processor

This paper describes the implementation of the hard computational kernels required for the baseband (BB) processing of a 2x2 multiple-input multiple-output (MIMO)-OFDM receiver on a design-framework for application specific processors. The employed low-complexity BB algorithms are described and their computational complexity is derived. The receiver is split into two parts which are mapped onto two application specific processors, each tailored to the computational needs of the associated digital signal processing kernels. The first processor performs the per stream MIMO-OFDM processing. The second processor handles the MIMO detection. Finally, the 0.18@mm 1P/6M CMOS technology layout of both fabricated application specific processors is presented. Real-time BB processing is possible on these engines running at a clock frequency of 250MHz.

[1]  Manfred Glesner,et al.  Exploring the Capabilities of Reconfigurable Hardware for OFDM-based WLANs , 2003, VLSI-SOC.

[2]  Carl Ebeling,et al.  Implementing an OFDM Receiver on the RaPiD Reconfigurable Architecture , 2004, IEEE Trans. Computers.

[3]  V. Derudder,et al.  Mapping a multiple antenna SDM-OFDM receiver on the ADRES coarse-grained reconfigurable processor , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[4]  André Bourdoux,et al.  Energy-efficient software-defined radio solutions for MIMO-based broadband communication , 2007, 2007 15th European Signal Processing Conference.

[5]  Donald C. Cox,et al.  Robust frequency and timing synchronization for OFDM , 1997, IEEE Trans. Commun..

[6]  A. Burg,et al.  An IEEE 802.11a baseband receiver implementation on an application specific processor , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[7]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[8]  Liesbet Van der Perre,et al.  A Coarse-Grained Array based Baseband Processor for 100Mbps+ Software Defined Radio , 2008, 2008 Design, Automation and Test in Europe.

[9]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[10]  Tughrul Arslan,et al.  Code Compressor and Decompressor for Ultra Large Instruction Width Coarse-Grain Reconfigurable Systems , 2007 .

[11]  Hyunseok Lee,et al.  The Next Generation Challenge for Software Defined Radio , 2007, SAMOS.

[12]  Ulrich Ramacher.  Software-Defined Radio Prospects for Multistandard Mobile Phones , 2007, Computer.