论文信息 - A BIST structure for the evaluation of the MOSFET gate dielectric interface state density in post-processed CMOS chips

A BIST structure for the evaluation of the MOSFET gate dielectric interface state density in post-processed CMOS chips

A highly accurate built-in-self-test (BIST) structure is presented which reveals the gate dielectric interface state density of the MOS transistors of CMOS chips. A specific measurement setup or equipment is not required. The interface state density is directly A/D converted. The structure can be easily integrated into any chip with a standard digital interface.

[2] R. Thewes,et al. Fluctuations of the low frequency noise of MOS transistors and their modeling in analog and RF-circuits , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[3] R. Thewes,et al. Fully electronic DNA detection on a CMOS chip: device and process issues , 2002, Digest. International Electron Devices Meeting,.

[4] T. Chao,et al. A comprehensive study of hot carrier stress-induced drain leakage current degradation in thin-oxide n-MOSFETs , 1999 .

[5] Ugur Cilingiroglu,et al. An evaluation of MOS interface-trap charge pump as an ultralow constant-current generator , 2003 .

[6] K. Ng,et al. The Physics of Semiconductor Devices , 2019, Springer Proceedings in Physics.

[7] G. Groeseneken,et al. A reliable approach to charge-pumping measurements in MOS transistors , 1984, IEEE Transactions on Electron Devices.

[8] S. Sze,et al. Physics of Semiconductor Devices: Sze/Physics , 2006 .