A smart-offset analog LDO with 0.3V minimum input voltage and 99.1% current efficiency

In this paper we present the first fully integrated analog LDO (low dropout regulator) for sub-0.5V supply voltages. The LDO can operate from 0.3V-to-1.0V input voltage, and can sustain a load variation of 10mA-to-100mA at 1.0V input and 5mA-to-25mA at 0.3V input. It achieves a peak 99.1% current efficiency for a 100mA load at 0.9V output voltage. In order to realize the gate drive at sub-0.5V supply voltages, we introduce a negative charge pump based adaptive offset before the pass FET which provides gate-source headroom at input operation voltages normally reserved for digital LDOs. The smart-adaptive-negative offset voltage follows a 0.5–0.5xVdd scheme to accommodate a wide range of input voltages while providing the necessary extra gate drive for the power FET at low inputs. The 32 phase charge pump runs at a frequency of 3GHz with a ripple of ∼ 3mV. The prototype was fabricated in TSMC's 65nm GP CMOS.

[1]  Ke-Horng Chen,et al.  A 0.6V resistance-locked loop embedded digital low dropout regulator in 40nm CMOS with 77% power supply rejection improvement , 2013, 2013 Symposium on VLSI Circuits.

[2]  Eric G. Soenen,et al.  A digital low drop-out regulator with wide operating range in a 16nm FinFET CMOS process , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[3]  Kazunori Watanabe,et al.  0.5-V Input Digital Low-Dropout Regulator (LDO) with 98.7% Current Efficiency in 65 nm CMOS , 2011, IEICE Trans. Electron..

[4]  Kazumasa Yanagisawa,et al.  A 1.39-V input fast-transient-response digital LDO composed of low-voltage MOS transistors in 40-nm CMOS process , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[5]  Wei Hwang,et al.  An all-digital power management unit with 90% power efficiency and ns-order voltage transition time for DVS operation in low power sensing SoC applications , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  Philip K. T. Mok,et al.  A 0.6–1V input capacitor-less asynchronous digital LDO with fast transient response achieving 9.5b over 500mA loading range in 65-nm CMOS , 2015, ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC).

[7]  Kazunori Watanabe,et al.  0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[8]  Philip K. T. Mok,et al.  Fast-transient asynchronous digital LDO with load regulation enhancement by soft multi-step switching and adaptive timing techniques in 65-nm CMOS , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).