Low temperature PECVD of dielectric films for TSV applications

The effects of a novel, low-temperature (< 200 °C) PECVD TEOS SiO process on via step coverage and blanket film electrical performance are investigated and compared with a traditional PECVD SiH4 process at similar deposition temperatures. The PETEOS process provides > 2.5x via sidewall coverage than the PE-silane based process in medium-high aspect ratio vias and also exhibits superior electrical characteristics at these temperatures, with measured electrical leakage values < 1E-7 at 2 MV.cm−1 and electrical breakdown electric field > 10 MV.cm−1. Successful Cu plating results of via test structures are also shown.

[1]  J. Vossen,et al.  Thin Film Processes , 1979 .

[2]  K. Takahashi,et al.  Through Silicon Via and 3-D Wafer/Chip Stacking Technology , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[3]  E. Amanatides,et al.  RF power effect on TEOS/O2 PECVD of silicon oxide thin films , 2005 .