Memristive devices: Technology, design automation and computing frontiers

The memristor is an emerging technology which is triggering intense interdisciplinary activity. It has the potential of providing many benefits, such as energy efficiency, density, reconfigurability, nonvolatile memory, novel computational structures and approaches, massive parallelism, etc. These characteristics may lead to deeply revise existing computing and storage paradigms. This paper presents a comprehensive overview of memristor technology and its potential to design a new computational paradigm.

[1]  L. Chua.  Memristor-The missing circuit element , 1971 .

[2]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[3]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[4]  J. W. McPherson.  Reliability Trends with Advanced CMOS Scaling and The Implications for Design , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[5]  R. Waser,et al.  Electrochemical and thermochemical memories , 2008, 2008 IEEE International Electron Devices Meeting.

[6]  R. Dittmann,et al.  Redox‐Based Resistive Switching Memories – Nanoionic Mechanisms, Prospects, and Challenges , 2009, Advanced materials.

[7]  Shekhar Y. Borkar,et al.  Design perspectives on 22nm CMOS and beyond , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[8]  An Chen,et al.  Variability of resistive switching memories and its impact on crossbar array performance , 2011, 2011 International Reliability Physics Symposium.

[9]  R. Waser,et al.  Thermochemical resistive switching: materials, mechanisms, and scaling projections , 2011 .

[10]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[11]  Byung-Gook Park,et al.  Accurate analysis of conduction and resistive-switching mechanisms in double-layered resistive-switching memory devices , 2012 .

[12]  Narayan Srinivasa,et al.  A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. , 2012, Nano letters.

[13]  Jens Bürger,et al.  Variation-tolerant Computing with Memristive Reservoirs , 2013, 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[14]  L. Goux,et al.  Improvement of data retention in HfO2/Hf 1T1R RRAM cell under low operating current , 2013, 2013 IEEE International Electron Devices Meeting.

[15]  J Joshua Yang,et al.  Memristive devices for computing. , 2013, Nature nanotechnology.

[16]  Yukio Hayakawa,et al.  An 8 Mb Multi-Layered Cross-Point ReRAM Macro With 443 MB/s Write Throughput , 2012, IEEE Journal of Solid-State Circuits.

[17]  Kee-Won Kwon,et al.  Analysis of resistance variations and variance-aware read circuit for cross-point ReRAM , 2013, 2013 5th IEEE International Memory Workshop.

[18]  Gang Chen,et al.  A 0.13 µm 8 Mb Logic-Based Cu $_{\rm x}$Si $_{\rm y}$O ReRAM With Self-Adaptive Operation for Yield Enhancement and Power Reduction , 2013, IEEE Journal of Solid-State Circuits.

[19]  Shimeng Yu,et al.  Overview of resistive switching memory (RRAM) switching mechanism and device modeling , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[20]  Elena I. Vatajelu,et al.  On the impact of process variability and aging on the reliability of emerging memories (Embedded tutorial) , 2014, 2014 19th IEEE European Test Symposium (ETS).

[21]  Elena I. Vatajelu,et al.  Nonvolatile memories: Present and future challenges , 2014, 2014 9th International Design and Test Symposium (IDT).

[22]  Said Hamdioui,et al.  Computation-in-memory based parallel adder , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[23]  Rainer Waser,et al.  Phase-Change and Redox-Based Resistive Switching Memories , 2015, Proceedings of the IEEE.

[24]  Said Hamdioui,et al.  Fast boolean logic mapped on memristor crossbar , 2015, 2015 33rd IEEE International Conference on Computer Design (ICCD).

[25]  O. Richard,et al.  A-VMCO: A novel forming-free, self-rectifying, analog memory cell with low-current operation, nonfilamentary switching and excellent variability , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[26]  Henk Corporaal,et al.  Memristor based computation-in-memory architecture for data-intensive applications , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[27]  Ee Wah Lim,et al.  Conduction Mechanism of Valence Change Resistive Switching Memory: A Survey , 2015 .

[28]  Linggang Zhu,et al.  An overview of materials issues in resistive random access memory , 2015 .

[29]  Said Hamdioui,et al.  Synthesizing HDL to memristor technology: A generic framework , 2016, 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[30]  Henk Corporaal,et al.  Skeleton-based design and simulation flow for Computation-in-Memory architectures , 2016, 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[31]  R. Waser,et al.  Nanoscale cation motion in TaO(x), HfO(x) and TiO(x) memristive systems. , 2016, Nature nanotechnology.

[32]  Alberto Bosio,et al.  XbarGen: A memristor based boolean logic synthesis tool , 2016, 2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[33]  R. Waser,et al.  Resistive Switching: From Fundamentals of Nanoionic Redox Processes to Memristive Device Applications , 2016 .

[34]  Gert Cauwenberghs,et al.  Memristor for computing: Myth or reality? , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.