A 65nm dual-mode baseband and multimedia application processor SoC with advanced power and memory management

A Dual-mode baseband (W-CDMA/HSDPA and GSM/GPRS/EDGE) and multimedia application processor SoC is described. The SoC fabricated in triple-Vth 65nm CMOS has 3 CPU cores and 20 separate power domains to achieve both high performance and low power. The SoC adopts the Partial Clock Activation scheme that reduces power by 42% for long-time music replay. The IP-MMU is introduced to reduce maximum memory footprint by 43MB, sharing external memory among CPUs and HW-IPs using virtual address space that enables reuse of physically fragmented memory.

[1]  Kenji Hirose,et al.  A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Uming Ko,et al.  A 45nm 3.5G Baseband-and-Multimedia Application Processor using Adaptive Body-Bias and Ultra-Low-Power Techniques , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  T. Hattori,et al.  Hierarchical Power Distribution With Power Tree in Dozens of Power Domains for 90-nm Low-Power Multi-CPU SoCs , 2007, IEEE Journal of Solid-State Circuits.

[4]  Kenji Hirose,et al.  A 390MHz Single-Chip Application and Dual-Mode Baseband Processor in 90nm Triple-Vt CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.