Based on Prospective Dynamic Frequency Scale Power Optimize Method for Multi-Cores Processor's I/O System

Power problem has been one of the most restricting development barriers of processor. I/O system power is an import part of the processor’s power. The paper aims at I/O dynamic power of multi-cores processor, and put forwards a prospective dynamic frequency scale with clock gating power optimize method. The experimental results show that the method which we put forward can greatly reduce the dynamic power of I/O system. KeywordsMulti-Cores Processor; Dynamic Power; Prospective; Dynamic Frequency Scale; Clock Gating

[1]  Malgorzata Marek-Sadowska,et al.  Power gating scheduling for power/ground noise reduction , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[2]  Farshad Firouzi,et al.  Reliability-Aware Dynamic Voltage and Frequency Scaling , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[3]  Luca Benini,et al.  Multiple power-gating domain (multi-VGND) architecture for improved leakage power reduction , 2008, Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08).

[4]  Jun Yang,et al.  Energy-efficient encoding techniques for off-chip data buses , 2009, TECS.

[5]  Ying Chieh Ho,et al.  A power efficient on-chip bus design with dynamic voltage and frequency scaling scheme , 2010 .

[6]  Jun Yang,et al.  Tunable and Energy Efficient Bus Encoding Techniques , 2009, IEEE Transactions on Computers.

[7]  B. Kirby,et al.  A novel dynamic frequency estimation algorithm in power system , 2008, 2008 43rd International Universities Power Engineering Conference.

[8]  Luca Benini,et al.  Clock-tree power optimization based on RTL clock-gating , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[9]  D. Ruffieux,et al.  A low-power programmable dynamic frequency divider , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.