A Scan Chain Adjustment Technology for Test Power Reduction

Recently test power dissipation has become a more and more challenging issue. This paper proposes a technique to solve this problem through scan chain adjustment to eliminate unnecessary transitions in scan chains. An extended WTM (EWTM) metric is proposed to estimate dynamic power dissipation in circuit under test caused by transitions in test stimulus and response vectors. And the routing overhead of this methodology can be reduced through scan chain adjustment guided with our distance of EWTM (DEWTM) metric. Experimental results on ISCAS'89 benchmarks circuits show that the proposed approach can reduce average power dissipation during scan test by 72.2% on average, with negligible routing overhead

[1]  Nur A. Touba,et al.  Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[2]  Hans-Joachim Wunderlich,et al.  Minimized Power Consumption for Scan-Based BIST , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[3]  Kuen-Jong Lee,et al.  An input control technique for power reduction in scan circuits during test application , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).

[4]  Alfred L. Crouch,et al.  Design-For-Test For Digital IC's and Embedded Core Systems , 1999 .

[5]  Janak H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[6]  Irith Pomeranz,et al.  Techniques for minimizing power dissipation in scan and combinational circuits during test application , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Ozgur Sinanoglu,et al.  Modeling scan chain modifications for scan-in test power minimization , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[8]  Nur A. Touba,et al.  Inserting test points to control peak power during scan testing , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[9]  He Rong-hui,et al.  A Distributed BIST control scheme for Complex , 2003 .

[10]  Lee Whetsel,et al.  Adapting scan architectures for low power operation , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[11]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[12]  Ozgur Sinanoglu,et al.  Scan power minimization through stimulus and response transformations , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.