Multiple Valued Logic: Concepts and Representations

Abstract Multiple Valued Logic: Concepts and Representations begins with a survey of the use ofmultiple-valued logic in several modern application areas including electronic design automation algorithms and circuit design. The mathematical basis and concepts of various algebras and systems of multiple valued logic are provided including comparisons among various systems and examples of their application. The book also provides an examination of alternative representations of multiple-valued logic suitable for implementation as data structures in automated computer applications. Decision diagram structures for multiple valued applications are described in detail with particular emphasis on the recently developed quantum multiple valued decision diagram.Table of Contents: Multiple Valued Logic Applications / MVL Concepts and Algebra / Functional Representations / Reversible andQuantum Circuits / Quantum Multiple-Valued Decision Diagrams / Summary / Bibliography

[1]  Nagisa Ishiura,et al.  Shared binary decision diagram with attributed edges for efficient Boolean function manipulation , 1990, 27th ACM/IEEE Design Automation Conference.

[2]  L. Esaki,et al.  Resonant tunneling in semiconductor double barriers , 1974 .

[3]  Pawel Kerntopf,et al.  A new heuristic algorithm for reversible logic synthesis , 2004, Proceedings. 41st Design Automation Conference, 2004..

[4]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[5]  N. Takagi,et al.  A high-speed multiplier using a redundant binary adder tree , 1987 .

[6]  Sheldon B. Akers,et al.  Binary Decision Diagrams , 1978, IEEE Transactions on Computers.

[7]  Randal E. Bryant,et al.  Formal hardware verification by symbolic ternary trajectory evaluation , 1991, 28th ACM/IEEE Design Automation Conference.

[8]  Tsutomu Sasao,et al.  Input Variable Assignment and Output Phase Optimization of PLA's , 1984, IEEE Transactions on Computers.

[9]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[10]  Hiroshi Inokawa,et al.  Silicon single-electron devices , 1999 .

[11]  Christoph Meinel,et al.  Linear sifting of decision diagrams , 1996, Universität Trier, Mathematik/Informatik, Forschungsbericht.

[12]  Hiroshi Inokawa,et al.  A single-electron-transistor logic gate family and its application - Part I: basic components for binary, multiple-valued and mixed-mode logic , 2004, Proceedings. 34th International Symposium on Multiple-Valued Logic.

[13]  Tsutomu Sasao.  Multiple-valued logic and optimization of programmable logic arrays , 1988, Computer.

[14]  Birger Raa,et al.  INSTITUTE OF PHYSICS PUBLISHING JOURNAL OF PHYSICS A: MATHEMATICAL AND GENERAL J. Phys. A: Math. Gen. 35 (2002) 7063–7078 PII: S0305-4470(02)34943-6 Generating the group of reversible logic gates , 2022 .

[15]  Pawel Kerntopf,et al.  Synthesis of multipurpose reversible logic gates , 2002, Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools.

[16]  M. Gunes,et al.  A survey and comparison of digital logic simulators , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[17]  Rolf Drechsler,et al.  Implementing a multiple-valued decision diagram package , 1998, Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138).

[18]  D. Michael Miller,et al.  QMDD: A Decision Diagram Structure for Reversible and Quantum Circuits , 2006, 36th International Symposium on Multiple-Valued Logic (ISMVL'06).

[19]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[20]  M. Ray Mercer,et al.  Least Upper Bounds an OBDD Sizes , 1994, IEEE Trans. Computers.

[21]  Stephen A. Szygenda.  TEGAS2—anatomy of a general purpose TEST GENERATION AND SIMULATION system for digital logic , 1972, DAC '72.

[22]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[23]  Daniel Etiemble,et al.  Comparison of binary and multivalued ICs according to VLSI criteria , 1988, Computer.

[24]  D. M. Miller,et al.  A Synthesis Method for MVL Reversible Logic , 2004 .

[25]  Randal E. Bryant,et al.  Formal verification by symbolic evaluation of partially-ordered trajectories , 1995, Formal Methods Syst. Des..

[26]  S. A. Szygenda,et al.  Modular requirements for digital logic simulation at a predefined functional level , 1972, ACM Annual Conference.

[27]  Mark Horowitz,et al.  IRSIM: An Incremental MOS Switch-Level Simulator , 1989, 26th ACM/IEEE Design Automation Conference.

[28]  Rolf Drechsler,et al.  Augmented sifting of multiple-valued decision diagrams , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[29]  Michitaka Kameyama,et al.  Multiple - valued programmable logic array based on a resonant - tunneling diode model , 1993 .

[30]  Gerhard W. Dueck,et al.  On the size of multiple-valued decision diagrams , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[31]  Masahiro Fujita,et al.  Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping , 1997, Formal Methods Syst. Des..

[32]  D. Michael Miller,et al.  Variable Reordering and Sifting for QMDD , 2007, 37th International Symposium on Multiple-Valued Logic (ISMVL'07).

[33]  C. Y. Lee.  Representation of switching circuits by binary-decision programs , 1959 .

[34]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[35]  Gerhard W. Dueck,et al.  Asymptotically Optimal Regular Synthesis of Reversible Logic Networks , 2003 .

[36]  Pinaki Mazumder,et al.  Digital circuit applications of resonant tunneling devices , 1998, Proc. IEEE.

[37]  Henry M. Sheffer.  A set of five independent postulates for Boolean algebras, with application to logical constants , 1913 .

[38]  John P. Hayes,et al.  Reversible logic circuit synthesis , 2002, IWLS.

[39]  Emil L. Post.  Introduction to a General Theory of Elementary Propositions , 1921 .

[40]  Hiroshi Inokawa,et al.  Experimental and simulation studies of single-electron-transistor-based multiple-valued logic , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[41]  Akira Fujiwara,et al.  Silicon single-electron devices and their applications , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[42]  Randal E. Bryant,et al.  Efficient implementation of a BDD package , 1991, DAC '90.

[43]  Zvonko G. Vranesic,et al.  A Many-Valued Algebra for Switching Systems , 1970, IEEE Transactions on Computers.

[44]  J. Roth.  Algebraic topological methods for the synthesis of switching systems. I , 1958 .

[45]  Come Rozon.  On the use of VHDL as a multi-valued logic simulator , 1996, Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96).

[46]  Kenneth C. Smith,et al.  A multiple valued logic: a tutorial and appreciation , 1988, Computer.

[47]  R. Rudell.  Dynamic variable ordering for ordered binary decision diagrams , 1993, ICCAD 1993.

[48]  J. Muzio,et al.  Multiple-valued switching theory , 1985 .

[49]  D L Webb,et al.  Generation of any N-Valued Logic by One Binary Operation. , 1935, Proceedings of the National Academy of Sciences of the United States of America.

[50]  Gerhard W. Dueck,et al.  Quantum circuit simplification using templates , 2005, Design, Automation and Test in Europe.

[51]  Stephen Cole Kleene,et al.  On notation for ordinal numbers , 1938, Journal of Symbolic Logic.

[52]  P. R. Smith,et al.  Quantum functional devices: resonant-tunneling transistors, circuits with reduced complexity, and multiple valued logic , 1989 .

[53]  Hao Tang,et al.  Multi-valued decoder based on resonant tunneling diodes in current tapping mode , 1996, Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96).

[54]  A. Avizeinis,et al.  Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .

[55]  Mark A. Franklin,et al.  Collecting Data About Logic Simulation , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[56]  Guowu Yang,et al.  Quantum logic synthesis by symbolic reachability analysis , 2004, Proceedings. 41st Design Automation Conference, 2004..

[57]  Shoji Kawahito,et al.  A multiplier chip with multiple-valued bidirectional current-mode logic circuits , 1988, Computer.

[58]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..

[59]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[60]  Shuzo Yajima,et al.  On-Line Error-Detectable High-Speed Multiplier Using Redundant Binary Representation and Three-Rail Logic , 1987, IEEE Transactions on Computers.

[61]  Masahiro Fujita,et al.  Multi-Terminal Binary Decision Diagrams: An Efficient Data Structure for Matrix Representation , 1997, Formal Methods Syst. Des..

[62]  Randal E. Bryant,et al.  COSMOS: a compiled simulator for MOS circuits , 1987, DAC '87.

[63]  Gerhard W. Dueck,et al.  Simplification of Toffoli networks via templates , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[64]  John P. Hayes,et al.  Graph-based simulation of quantum computation in the density matrix representation , 2004, SPIE Defense + Commercial Sensing.

[65]  Tsutomu Sasao,et al.  Multiple-Valued Decomposition of Generalized Boolean Functions and the Complexity of Programmable Logic Arrays , 1981, IEEE Transactions on Computers.

[66]  Louis H. Kauffman,et al.  Mathematics of Quantum Computation and Quantum Technology , 2007 .

[67]  Antonio J. Acosta,et al.  HALOTIS: High Accuracy Logic TIming simulator with inertial and degradation delay model , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[68]  Norman M. Martin.  The Sheffer functions of 3-valued logic , 1954, Journal of Symbolic Logic.

[69]  Takao Waho,et al.  A literal gate using resonant-tunneling devices , 1996, Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96).

[70]  William C. Athas,et al.  Reversible logic issues in adiabatic CMOS , 1994, Proceedings Workshop on Physics and Computation. PhysComp '94.

[71]  Donald D. Givone,et al.  A Minimization Technique for Multiple-Valued Logic Systems , 1968, IEEE Transactions on Computers.

[72]  Enrico Macii,et al.  Algebric Decision Diagrams and Their Applications , 1997, ICCAD '93.