Electromigration of Cu-Sn-Cu micropads in 3D interconnect

There is significant interest in 3D interconnect technology due to its capability to provide fast, efficient inter-die interconnects at a minimum package footprint. Intermetallic Cu-Sn bonding has been widely investigated for 3D interconnects. However, the electromigration (EM) intrinsic reliability of the 3D Cu-Sn die-to-die microconnects has not been reported. In this paper the EM performance of 3D Cu-Sn microconnects formed by thermo-compression bonding is investigated and the failure mechanisms are discussed. The 3D stacked dice were assembled in wire bond ceramic packages and EM tests were conducted in both air and nitrogen ambient at various temperatures. Microconnect chain and Kelvin structure's failure lifetime and the mean time to failure (MTTF) were measured. The failure analysis has been conducted and the possible failure mechanism has been proposed.

[1]  Zhihong Huang,et al.  Thermal modeling and design of 3D integrated circuits , 2008, 2008 11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems.

[2]  C. Ong,et al.  Electromigration effect on Cu-pillar(Sn) bumps , 2005, 2005 7th Electronic Packaging Technology Conference.

[3]  Zhihong Huang,et al.  3D Die-to-wafer Cu/Sn Microconnects Formed Simultaneously with an Adhesive Dielectric Bond Using Thermal Compression Bonding , 2008, 2008 International Interconnect Technology Conference.

[4]  S. Pozder,et al.  Progress of 3D Integration Technologies and 3D Interconnects , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[5]  K. Matsui,et al.  Optimization for chip stack in 3-D packaging , 2005, IEEE Transactions on Advanced Packaging.

[6]  S. Ramanathan,et al.  Three-dimensional wafer stacking via Cu-Cu bonding integrated with 65-nm strained-Si/low-k CMOS technology , 2006, IEEE Electron Device Letters.

[7]  Shau-Lin Shue,et al.  Reliability of dual damascene Cu metallization , 2000, Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407).

[8]  M. Kleiner,et al.  Thermal analysis of vertically integrated circuits , 1995, Proceedings of International Electron Devices Meeting.

[9]  Paul S. Ho,et al.  Electromigration reliability issues in dual-damascene Cu interconnections , 2002, IEEE Trans. Reliab..

[10]  N. Kernevez,et al.  Three dimensional chip stacking using a wafer-to-wafer integration , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[11]  Y. Nemoto,et al.  High-performance vertical interconnection for high-density 3D chip stacking package , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[12]  Peng Su,et al.  A study of electromigration failure in Pb-free solder joints , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..