Simulation of Real-Time Scheduling Algorithms with Cache Effects

This article presents an extension of the simulator SimSo in order to integrate cache effects in the evaluation of real-time schedulers. A short presentation is done to expose the sources that give rise to temporal overheads in a real-time system and how to model and compute them in a scheduling simulation. We also present the benchmarks we used to validate these models and the tools to collect input data required for the simulation. A short example shows how the integration of cache models within the simulation opens new experimental perspectives.

[1]  Mark Horowitz,et al.  An analytical cache model , 1989, TOCS.

[2]  Anne-Marie Déplanche,et al.  SimSo: A Simulation Tool to Evaluate Real-Time Multiprocessor Scheduling Algorithms , 2014 .

[3]  Yan Solihin,et al.  Predicting inter-thread cache contention on a chip multi-processor architecture , 2005, 11th International Symposium on High-Performance Computer Architecture.

[4]  Irving L. Traiger,et al.  Evaluation Techniques for Storage Hierarchies , 1970, IBM Syst. J..

[5]  Petr Tuma,et al.  On the accuracy of cache sharing models , 2012, ICPE '12.

[6]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[7]  Jan Gustafsson,et al.  The Mälardalen WCET Benchmarks: Past, Present And Future , 2010, WCET.

[8]  Somayeh Sardashti,et al.  The gem5 simulator , 2011, CARN.

[9]  Erik Hagersten,et al.  StatCache: a probabilistic approach to efficient and accurate data locality analysis , 2004, IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004.

[10]  Maxime Chéramy Étude et évaluation des politiques d'ordonnancement temps réel multiprocesseur. (Study and evaluation of multiprocessor real-time scheduling policies) , 2014 .

[11]  Gerard J. M. Smit,et al.  A mathematical approach towards hardware design , 2010, Dynamically Reconfigurable Architectures.

[12]  John Michael Calandrino On the design and implementation of a cache -aware soft real -time scheduler for multicore platforms , 2009 .