A low-power precomputation-based fully parallel content-addressable memory

This paper presents a novel VLSI architecture for a fully parallel precomputation-based content-addressable memory (PB-CAM) with low-power, low-cost, and low-voltage features. This design is based on a precomputation approach that saves not only power consumption of the CAM system, but also reduces transistor count and operating voltage of the CAM cell. In addition, the proposed PB-CAM word structure adopts the static pseudo-nMOS circuit design to improve system performance. The whole design was fabricated with the TSMC 0.35-/spl mu/m single-poly quadruple-metal CMOS process. With a 128 words by 30 bits CAM size, the measurement results indicate that the proposed circuit works up to 100 MHz with power consumption of 33 mW at 3.3-V supply voltage and works up to 30 MHz under 1.5-V supply voltage.

[1]  Hisatada Miyatake,et al.  A design for high-speed low-power CMOS fully parallel content-addressable memory macros , 2001 .

[2]  Cheng-Wen Wu,et al.  A Low-Power CAM Design for LZ Data Compression , 2000, IEEE Trans. Computers.

[3]  R. Gibson,et al.  Fully-parallel 25 MHz 2.5 Mb CAM , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[4]  Sumio Tanaka,et al.  A 9-ns HIT-delay 32-kbyte cache macro for high-speed RISC , 1990 .

[5]  Narayanan Vijaykrishnan,et al.  A novel low power CAM design , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[6]  James B. Kuo,et al.  A 1-V 128-kb four-way set-associative CMOS cache memory using wordline-oriented tag-compare (WLOTC) structure with the content-addressable-memory (CAM) 10-transistor tag cell , 2001 .

[7]  James B. Kuo,et al.  A novel low-voltage content-addressable-memory (CAM) cell with a fast tag-compare capability using partially depleted (PD) SOI CMOS dynamic-threshold (DTMOS) techniques , 2001 .

[8]  C. G. Sodini,et al.  A ternary content addressable search engine , 1989 .

[9]  K. Matsuda,et al.  A new protocol processing architecture for high-speed networks , 1996, Proceedings of GLOBECOM'96. 1996 IEEE Global Telecommunications Conference.

[10]  H. Hara,et al.  A 1-Mb 2-Tr/b nonvolatile CAM based on flash memory technologies , 1996 .

[11]  T. Hanyu,et al.  One-transistor-cell multiple-valued CAM for a collision detection VLSI processor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[12]  S. V. Kartalopoulos.  Associative RAM-based CAM applicable to packet-based broadband systems , 1998, IEEE GLOBECOM 1998 (Cat. NO. 98CH36250).

[13]  Akio Harasawa,et al.  An ATM application specific integrated processor , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[14]  C. A. Zukowski,et al.  Use of selective precharge for low-power on the match lines of content-addressable memories , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).