The concept of resistance interval: a new parametric model for realistic resistive bridging fault

From circuit measurement, it has been demonstrated that actual bridging faults have an intrinsic resistance mainly in the range from 0 /spl Omega/ to 500 /spl Omega/. This paper first analyses the consequences of this resistance on the electrical and logic behavior of bridging faults. Second, it is demonstrated that the classical models such as the voting model which consider the resistance as negligible, do not accurately and realistically represent the behavior of the fault. Third, a new parametric bridging fault model is proposed allowing to realistically represent the faulty behavior according to the intrinsic resistance which is not known a priori. Finally, a parametric bridging fault simulation algorithm is described together with some redefinition of the classical concepts of fault detection and fault coverage.

[1]  Janak H. Patel,et al.  E-PROOFS: A CMOS bridging fault simulator , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[2]  Janak H. Patel,et al.  Fast and accurate CMOS bridging fault simulation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[3]  Steven D. Millman,et al.  AN ACCURATE BRIDGING FAULT TEST PATTERN GENERATOR , 1991, 1991, Proceedings. International Test Conference.

[4]  Robert C. Aitken,et al.  Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds , 1993, Proceedings of IEEE International Test Conference - (ITC).

[5]  Edward J. McCluskey,et al.  Detecting bridging faults with stuck-at test sets , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[6]  Premachandran R. Menon,et al.  A Practical Approach to Fault Simulation and Test Generation for Bridging Faults , 1985, IEEE Transactions on Computers.

[7]  Michele Favalli,et al.  Parametric Bridging Fault Characterieation for the Fault Simulation of Library-Based ICs , 1992, Proceedings International Test Conference 1992.

[8]  Rosa Rodríguez-Montañés,et al.  Bridging defects resistance measurements in a CMOS process , 1992, Proceedings International Test Conference 1992.

[9]  Mark G. Karpovsky,et al.  Detection and Location of Input and Feedback Bridging Faults Among Input and Output Lines , 1980, IEEE Transactions on Computers.

[10]  João Paulo Teixeira,et al.  IC DEFECTS-BASED TESTABILITY ANALYSIS , 1991, 1991, Proceedings. International Test Conference.

[11]  John M. Acken.  Testing for Bridging Faults (Shorts) in CMOS Circuits , 1983, 20th Design Automation Conference Proceedings.

[12]  M. Ray Mercer,et al.  All Tests for a Fault are Not Eyually Valuable for Defect Detection , 1992, Proceedings International Test Conference 1992.