On-silicon validation of a benchmark generation methodology for effectively evaluating combinational cell library design

This work presents the validation in silicon of a test chip for the evaluation of ensembles of combinational CMOS gates (cell library). The design methodology and the architecture of this simple, efficient and easy-to-use test circuit were already proposed theoretically in the past, having been demonstrated its functionality only through partial electrical simulations. The fabrication and measurements over on-silicon prototype provide important information about design improvement possibilities of such a test circuit and its architecture. The results are presented and discussed in this paper.

[1]  W. Agatstein,et al.  Validating an ASIC standard cell library , 1990, Third Annual IEEE Proceedings on ASIC Seminar and Exhibit.

[2]  Vamsi Boppana,et al.  Transistor-level optimization of digital designs with flex cells , 2005, Computer.

[3]  Rung-Bin Lin,et al.  Benchmark circuits improve the quality of a standard cell library , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[4]  Subhasish Mitra,et al.  Delay defect characteristics and testing strategies , 2003, IEEE Design & Test of Computers.

[5]  Sachin S. Sapatnekar,et al.  DAG based library-free technology mapping , 2007, GLSVLSI '07.

[6]  Marcelo Lubaszewski,et al.  Contributions to the evaluation of ensembles of combinational logic gates , 2011, Microelectron. J..

[7]  Rajendran Panda,et al.  Library-less synthesis for static CMOS combinational logic circuits , 1997, ICCAD 1997.

[8]  Ilaria De Munari,et al.  An evolutionary approach for standard-cell library reduction , 2007, GLSVLSI '07.

[9]  Janusz Rajski,et al.  A Rapid Yield Learning Flow Based on Production Integrated Layout-Aware Diagnosis , 2006, 2006 IEEE International Test Conference.