A Design Approach to AMBA (Advanced Microcontroller Bus Architecture) Bus Architecture with Dynamic Lottery Arbiter

On-chip communication architecture plays an important role in determining the overall performance of the System-on-Chip (SoC) design. In the resource sharing mechanism of SoC, the communication architecture should be flexible to offer high performance over a wide range of traffic. The low priority components may suffer from starvation, while high priority components may have large latency. The conventional bus-distribution algorithms, such as the static fixed priority and the round robin, show several defects that are bus starvation, and low system performance because of bus distribution latency in a bus cycle time. The lottery bus arbiter scheme like static & dynamic are already shows efficiency over traditional methods (12). AMBA (Advanced Microcontroller Bus Architecture) defines both bus specification and a technology independent methodology for designing, implementing and testing customized high-integration embedded controllers. Here author presents AMBA using Dynamic lottery bus arbiter. The architecture is based on a probability bus distribution algorithm. The architecture is model in VHDL and some simulation results are presented.

[1]  Ganesh Lakshminarayana,et al.  LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs , 2001, DAC '01.

[2]  Neeta Doifode,et al.  Design and Performance analysis of efficient bus arbitration schemes for on-chip shared bus Multi-processor SoC , 2008 .

[3]  Preeti R. Bajaj,et al.  Dynamic Lottery Bus Arbiter for Shared Bus System on Chip: A Design Approach with VHDL , 2008, 2008 First International Conference on Emerging Trends in Engineering and Technology.

[4]  David Flynn,et al.  AMBA: enabling reusable on-chip designs , 1997, IEEE Micro.

[5]  Hasan Amjad.  Model checking the AMBA protocol in HOL , 2004 .

[6]  Arcot Sowmya,et al.  Synchronous protocol automata: a framework for modelling and verification of SoC communication architectures , 2005 .

[7]  Arcot Sowmya,et al.  Synchronous protocol automata: a framework for modelling and verification of SoC communication architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[8]  H.-J. Stolberg,et al.  HiBRID-SoC: a multi-core SoC architecture for multimedia signal processing , 2003, 2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682).

[9]  Peter James Aldworth.  System-on-a-chip bus architecture for embedded applications , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[10]  Preeti R. Bajaj,et al.  Fuzzy Logic Arbiter for Shared Bus Multiprocessor System: A Design Approach , 2008, 2008 First International Conference on Emerging Trends in Engineering and Technology.