Pulse-Modulated Vision Chips with Versatile-Interconnected Pixels

This paper proposes and demonstrates novel types of vision chips that utilize pulse trains for image processing. Two types of chips were designed using 1.2 µm double-metal double-poly CMOS process; one is based on a pulse width modulation (PWM) and the other is based on a pulse frequency modulation (PFM). In both chips the interaction between the pixels were introduced to realize the image pre-processing. The basic experimental and simulation results are shown for the PWM and PFM chips, respectively. Also the comparison between two types is discussed.

[1]  T. Morie,et al.  A smart CMOS imager with pixel level PWM signal processing , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[2]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[3]  Christof Koch,et al.  Vision Chips: Implementing Vision Algorithms with Analog VLSI Circuits , 1994 .

[4]  Christopher J. Bishop,et al.  Pulsed Neural Networks , 1998 .

[5]  Woodward Yang,et al.  A wide-dynamic-range, low-power photosensor array , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[6]  F. Devos,et al.  Histogram-Equalization based Adaptive Image Sensor for real-time Vision , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[7]  Hon-Sum Philip Wong,et al.  Technology and device scaling considerations for CMOS imagers , 1996 .