An 80ps 2500-gate bipolar macrocell array
暂无分享，去创建一个
This paper will cover a 2500-gate bipolar array with 80ps delay, which uses a macro cell design and 1μ rules. A 7.5ns 16b multiplier has been realized.
[1] S. Horiguchi,et al. A 333 ps/800 MHz 7 K-gate bipolar macrocell array employing 4 level metallization , 1984, IEEE Journal of Solid-State Circuits.
[2] Tadashi Sakai,et al. Gigabit logic bipolar technology: advanced super self-aligned process technology , 1983 .